

Data Sheet

ZR36966ELCG-D

DVD SoC

Preliminary version

**Version 0.9
26 Dec 2005**

ZORAN Proprietary

Vaddis 966-D[®] Data sheet

Copyright © 2005 Zoran Corporation.

The contents of this document are proprietary and confidential information of Zoran Corporation.

The material in this document is for information only. Zoran Corporation assumes no responsibility for errors or omissions and reserves the right to change, without notice, product specifications, operating characteristics, packaging, etc. Zoran Corporation assumes no liability for damage resulting from the use of information contained in this document.

“Dolby Digital”, “AC-3” and “Pro Logic” are registered trademarks of Dolby Laboratories. “DTS” and “DTS Digital Surround” are registered trademarks of Digital Theater Systems, Inc. “Macrovision” is a registered trademark of Macrovision Corporation. “HDCD” is a registered trademark of Pacific Microsonics. “Meridian Lossless Packing” and “MLP” are registered trademarks of Meridian Audio Limited. “Windows Media Audio” and “WMA” are registered trademarks of Microsoft Corporation. “PictureCD” is a registered trademark of Kodak. “Acrobat Exchange” and “Acrobat Reader” are registered trademarks of Adobe Systems Incorporated. All other trademarks referenced in this document are owned by their respective companies.

Zoran cannot ship Vaddis units which incorporate Macrovision technology to any customer until that customer has been approved by Macrovision. To obtain approval for shipment of Vaddis samples, a “Macrovision Proprietary Material License Agreement” is required. Contact Macrovision Corporation to facilitate this agreement.

Table of Contents

ZORAN Corporation, 1390 Kifer Road, Sunnyvale, CA 94086-5305
Phone (408) 523-6500 Fax (408) 523-6501

ZORAN Proprietary

1	Introduction	4
2	Functional Overview	4
2.1	Feature List	6
2.1.1	<i>Disc loader control and bitstream processing</i>	6
2.1.2	<i>Decoding</i>	6
2.1.3	<i>Post Processing</i>	7
2.1.4	<i>Interfaces</i>	7
3	Unit Description	8
3.1	External interface.....	8
3.2	CPU - Central Processing Unit	9
3.3	PDU - Picture Decoding Unit	10
3.4	VPU - Video Processing Unit.....	10
3.5	ADP - Audio Data Processor	10
3.6	Inter-Unit Interfaces.....	10
4	Pin Description	11
4.1	Pin List.....	11
5	DC and AC Characteristics	30
5.1	Absolute Maximum Ratings	30
5.2	Operating Range	30
5.3	DC Characteristics	30
5.4	Digital Interface Timing Specifications	31
5.4.1	<i>Digital Video Interface Timing</i>	33
5.4.2	<i>AV Interface Timing</i>	34
5.4.3	<i>Audio Interface Timing</i>	35
5.4.4	<i>SDRAM Interface Timing (Update with TRAS -7)</i>	36
5.4.5	<i>PNVM (NOR Type Flash, EPROM, OTP ROM and Masked ROM) Interface Timing</i>	38
5.4.6	<i>SSC Interface Timing</i>	40
5.4.7	<i>GPIO Interface Timing</i>	40
5.5	Analog Interface Specifications	41
6	Package information	41


Figures and Tables

Table 1 – Pin functions allocation	12
Table 56. DC characteristics	30
Table 57. Max loading capacitance	32
Table 58. Digital video interface timing	33
Table 59. AV (parallel port) timing	34
Table 60. Audio port timing	35
Table 62. SDRAM interface timing for PCLK of 135 MHz	36
Table 63. NOR type Flash, EPROM, OTP ROM and Masked ROM interface timing	38
Table 64. SSC serial interface timing	40
Table 65. GPIO interface timing	40

1 Introduction

The Vaddis 966-D is Zoran's ninth-generation of IC product for entry-level consumer DVD players. This highly-integrated device includes the full front-end disc controller including the RF amplifier stage, back-end decoder functions including MPEG-4, DivX memory cards and integrated audio DACs.

2 Functional Overview



This document describes the technical specification of the **Vaddis 966-D** disc loader controller, flash memory card, and decoder device.

Supported Media: DVD-ROM, DVD-R, DVD+R, DVD-RW, DVD+RW, CD-DA, CD-ROM, CD-ROM (XA) CD-R and CD-RW discs.

Memory Cards: Secure Digital (SD), Memory Stick (MS and MS Pro), Compact Flash (CF Mem and IDE), PCMCIA, XD, SDIO, MultiMedia Card (MMC) and Smart Media (SM).

HDD: The Vaddis 966-D can interface to a Hard Disc, IDE mode.

Video and Audio formats: DVD-Video, CD-DA, VCD (Video-CD), SVCD (Super Video-CD), various formats of MPEG 4 (including DivX), JPEG and compressed audio (MP3, AAC, WMA).

FE – Front End integration

The **Vaddis 966-D** integrates all of the common drive front-end components. It receives data from the disc loader optical pick-up unit OPU, limit switches and other sensors and control the disc loader focus and tracking coils, sled, spindle and tray motors through a servo amplifier external device(s). The **Vaddis 966-D** implements all the signal processing, multi-pass ECC, EDC, track buffer management and servo functions that result in an (error corrected) bitstream.

2.1 Feature List

2.1.1 Disc loader control and bitstream processing

- Single or differential analog RF input from the OPU
- 10 analog inputs for servo errors calculations and RF signals envelope monitoring
- 6 PWM actuators drive or control outputs which can be used e.g. for the tracking and focus coils, for sled and spindle motors, programmed tray motion or external (analog) parameter setting.
- Processing of spindle and sled position read-back devices
- All servo loop closure, closed loop control, jumps, disc identification and error handling.
- Bitstream extraction using AGC, bit clock frequency detection and phase lock loop, adaptive threshold calculations, Viterbi bit decision, defect detection, frame sync detection and EFM/P conversion.
- CD sub-code extraction and processing.
- CD ECC for all CD types. CD EDC for Mode 1 discs
- DVD ECC and EDC.
- Track buffer and re-try management

2.1.2 Decoding

- Single chip solution for playback of DVD-Video Video-CD, Super Video-CD, CD-DA, and MP3, WMA, MPEG 4, DivX or JPEG from flash cards, DVD-ROM, DVD-R, DVD-RW, DVD+R, DVD+RW, CD-ROM, CD-R or CD-R/W discs.
- Decoding and display of JPEG, MPEG-4, DivX, MPEG 1 and MPEG 2 still image sequences.
- Decoding of WMA, Dolby AC-3.
- Decoding of MPEG 1 or MPEG 2 layer II mono, stereo, or multi-channel audio. Decoding of MPEG 1 or MPEG 2 Layer 3 (MP3) mono and stereo audio (including low sampling rate).
- PCM and LPCM audio playback from DVD-Video, Video-CD and CD-DA.
- Decoding and playback of sub-picture (including Highlight), and closed captions (“line 21”) data from DVD-Video discs. Decoding and playback of DivX sub-titles
- Interlaced and progressive digital and analog video output.
- PAL playback of NTSC discs and NTSC playback of PAL discs.
- Special modes support like pause, slow motion, fast forward, goto time and reverse.

2.1.3 Post Processing

- Audio down mixing, sample rate conversion, Dolby's Prologic II, Base Management and 3D enhancement.
- Karaoke mixing of decoded audio and two channels of input audio.
- De-jittering filtering of S/PDIF inputs using a high speed PLL and DTO.
- On-chip OSD engine with 256 color (24-bit YUV) palette, up to 8 levels of transparency; and capability of blinking regions and vertical and horizontal scrolling.
- On-screen and off-screen OSD memory regions for animation support.
- 1/4 pixel and 1/4 line pan&scan. Supported
- Horizontal and vertical up- and down-scaling with polyphase two-tap vertical and horizontal interpolation.
- Letterbox and Pan-scan display aspect ratio conversion (16:9 to 4:3).
- Frame rate conversion (e.g., 3/2 pull down) and format conversion (16:9, 4:3, 1:1).
- EIA-608 compatible modulation of line 21 (NTSC) or line 22 (PAL) closed captions data over the video output.

2.1.4 Interfaces


- 8-bit YUV 4:2:2 digital SD interlaced or progressive video output with optional embedded syncs.
- Composite, Y/C, YUV or RGB SD interlaced analog video output or SD component progressive analog video output (using five 14 bits on-chip V.DACs)
- Internally generated SD video sync signals and internally generated audio port clock signals.
- 6/18/20/24-bit I2S or EIAJ serial audio outputs. 16 bit I2S EIAJ serial audio input
- 2 to 8 channels audio output
- 2 channels audio input
- S/PDIF output for compressed audio (including DTS) or reconstructed audio (according to IEC 60958 and IEC 61937).
- Two S/PDIF inputs for compressed or PCM audio (according to IEC 60958 and IEC 61937).
- Single 128 Mbits, single 64-Mbit, single 16-Mbits and dual 16 Mbits SDRAMs (16 bits data including power-down).
- Direct interface (through servo amplifiers) to several types of disc loaders.
- Direct interface to the following types of serial and parallel flash memory cards: Secure Digital (SD), Memory Stick (MS and MS Pro), Compact Flash (CF Mem and IDE), PCMCIA, XD, SDIO, MultiMedia (MM) and Smart Media (SM).
- 3 line serial general purpose slave interface (SSC)
- 2 UART interfaces for CPU SW debug

3 Unit Description

3.1 External interface

The main external interfaces of the **Vaddis 966-D** are shown in the next figure.

Figure 1. Vaddis 966-D main external interfaces



3.2 CPU - Central Processing Unit

The CPU is the central processing unit of the **Vaddis 966-D**. It is based on a 16 bits Intel 186 instruction set compatible licensed CPU core. The CPU executes from a NOR type Flash memory with 16 bit data bus. Alternately, a compatible EPROM, PROM, OTPROM or masked ROM can be connected.

The CPU core has attached to it 2 KWords instruction/data cache to the flash, 1KWords data/instruction cache to the SDRAM, 6KWords instruction ROM (most of it is dedicated to the DSP) shared with the DSP, 4KWords "scratch pad" data/instruction RAM and peripheral units mentioned below.

The core has internal real-time clock unit, two UART units, GPIO control unit and interrupt handler.

Most of the data transferred over the CPU_Bus are called CPU parameters. The CPU SW always writes and reads 16 bits (or multiple of 16 bits transferred consecutively to/from the same CPU_Bus address) for each parameter. CPU parameters written or read from the same address may or may not have the same name. In the CPU parameters description in the following sections, only "active" bits are mentioned. All "non-active" bits should be written with B'0' or return B'0' when read. It would be prudent for the CPU SW to ignore the values read for of non-active bits. Non-active addresses should not be written to or read from at all.

CPU SW is responsible for user interface and player control, internal units set-up and control, navigation and high level front end functions.

The CPU interfaces with the following external entities using GPIO functions: IR remote control receiver; Audio ADCs and DACs; Serial flash memory; Other player chips and debug aids.

3.3 PDU - Picture Decoding Unit

The PDU unit is mainly responsible for the decoding of MPEG video streams and reconstructing the coded frames. It is made of two main parts: A dedicated programmable processor (DVP) and a dedicated HW called PRU (picture reconstruction unit).

3.4 VPU - Video Processing Unit

The VPU is responsible for all video output processing and timing. It outputs 8 bit (U, Y V, Y interleaved) digital interlaced or progressive SD video with separate syncs and optionally embedded syncs. It can also output interlaced composite, S- or component SD analog video, or progressive components SD analog video.

The VPU units have three operating modes: SD Interlaced when the digital and analog outputs are interlaced, SD Progressive when the digital output is progressive. In this mode, the analog output can be either SD interlaced or progressive. A two fields Deinterlacer can be used (as needed) for the decoded image. The third mode is SD progressive digital output with a mixture of interlaced and progressive SD analog output.

3.5 ADP - Audio Data Processor

The ADP is the audio processing unit of the **Vaddis 966-D**.

All the ADP peripheral units are connected to the ADP core through the AP_Bus (audio peripherals bus). The interrupt handler is also connected directly to the interrupt port of the ADP core.

3.6 Inter-Unit Interfaces

The main inter-unit interfaces are described below.

The CPU is connected to all **BE** units and all **FE** units (apart from the AFE, DRC and SERVO), using the **C_Bus**. The number of data lines used is 16. The C_Bus signals are described in Section **Error! Reference source not found.**

The MCU is connected to the following units: STP, ECC, EDC, DSP, CPU, VPU, ADP, DVP and PDU. For testing and debug, the AFE is also connected to the MCU.

The PLL is generating several processing clocks signals, audio port master clock, and the reset signal, n_reset, that is used by all units.

4 Pin Description

4.1 Pin List

The table below lists the pins, their functions, the direction or nature of each function (according to the legend below). Following is the table legend:

I - standard input-only. **O** - standard active driver, with a 3-state option. **I/O** - bi-directional I/O pin, with a 3-state option. **AI** - Analog input signal. **AO** - Analog output signal. **AI/O** - Analog connection. **ID** - input, not sampled by PCLK. **S** - Power supply or ground.

Pins that are designated AI, S or ID should not be left not connected or floating.

Pins designame with 2 (*PINNAME_2*) marks the 2nd (or 3rd) appearance of this function.

GPIOs designated by a preceding I (GPIO) means they can be use as interrupts to the CPU.

Table 1 – Pin functions allocation

Pkg	Pin Functions	Dir	Description	
		Left wall		
1	MEMDA[2] FCUDA[2]	I/O I/O	PNVM/SRAM bi-directional data bus Flash card interface unit input/output signal FCUIF[4]	
2	MEMDA[10] GPIO[0] FCUDA[10]	I/O I/O I/O	PNVM/SRAM bi-directional data bus General purpose input/output, monitored/controlled by the CPU – if RS8BIT or RS8BIT16 is active Flash card interface unit input/output signal FCUIF[23]	
3	MEMDA[3] FCUDA[3]	I/O I/O	PNVM/SRAM bi-directional data bus Flash card interface unit input/output signal FCUIF[5]	
4	MEMDA[11] FCUDA[11] GPIO[1]	I/O I/O I/O	PNVM/SRAM bi-directional data bus Flash card interface unit input/output signal FCUIF[24] General purpose input/output, monitored/controlled by the CPU – if RS8BIT or RS8BIT16 is active	
5	MEMDA[4] FCUDA[4]	I/O I/O	PNVM/SRAM bi-directional data bus Flash card interface unit input/output signal FCUIF[06]	
6	MEMDA[12] FCUDA[12] GPIO[2]	I/O I/O I/O	PNVM/SRAM bi-directional data bus Flash card interface unit input/output signal FCUIF[25] General purpose input/output, monitored/controlled by the CPU – if RS8BIT or RS8BIT16 is active	
7	MEMDA[5] FCUDA[5]	I/O I/O	PNVM/SRAM bi-directional data bus Flash card interface unit input/output signal FCUIF[07]	
8	MEMDA[13] FCUDA[13] GPIO[3]	I/O I/O I/O	PNVM/SRAM bi-directional data bus Flash card interface unit input/output signal FCUIF[26] General purpose input/output, monitored/controlled by the CPU – if RS8BIT or RS8BIT16 is active	
9	MEMDA[6] FCUDA[6]	I/O I/O	PNVM/SRAM bi-directional data bus Flash card interface unit input/output signal FCUIF[08]	
10	MEMDA[14] FCUDA[14]	I/O I/O	PNVM/SRAM bi-directional data bus Flash card interface unit input/output signal FCUIF[27]	

Table 1 – Pin functions allocation

Pkg	Pin Functions	Dir	Description
	GPIO[4]	I/O	General purpose input/output, monitored/controlled by the CPU – if RS8BIT or RS8BIT16 is active
11	GNDC	S	Digital core ground (of 1.8V and 3.3V supplies)
12	MEMDA[7] FCUDA[7]	I/O	PNVM/SRAM bi-directional data bus Flash card interface unit input/output signal FCUIF[09]
13	MEMDA[15] MEMAD[9] MEMAD_1 FCUDA[15]	O O O I/O	PNVM/SRAM address bus outputs PNVM/SRAM address bus– if RS8BIT is active PNVM/SRAM address bus– if RS8BIT16 is active Flash card interface unit input/output signal FCUIF[42]
14	VDDC	S	1.8 V Digital core power supply
15	VDDP	S	3.3 V Digital periphery power supply
16	MEMAD[16] FCUAD[16] MEMAD[18] GPIO[6]_2	O O O I/O	PNVM/SRAM address bus outputs Flash card interface unit output signal FCUIF[43] PNVM/SRAM address bus– if RS8BIT is active General purpose input/output, monitored/controlled by the CPU – if RS8BIT is active
17	MEMCS[1]# MEMLSB GPIO[5] MEMCS[0]# FCUIF[29]	O O I/O O O	PNVM/SRAM chip select (active low) output PNVM/SRAM l.s. byte select output General purpose input/output, monitored/controlled by the CPU If BOOTSEL2 == B'1' – swap with MEMCS[1]# Flash card interface unit output signal
18	MEMAD[15] FCUAD[15] MEMAD[19] FGPIO[5]	O O O I/O	PNVM/SRAM address bus outputs Flash card interface unit output signal FCUIF[42] PNVM/SRAM address bus– if RS8BIT is active General purpose input/output, monitored/controlled by the V8 SW – if RS8BIT is active

Table 1 – Pin functions allocation

Pkg	Pin Functions	Dir	Description
	<i>IGPIO[7]_2</i>	I/O	General purpose input/output, monitored/controlled by the CPU. Can be used as an interrupt for the CPU User only as output (see comment below: <u>Retention limitation on Pin 38</u>) – if RS8BIT is active
19	<i>MEMAD[14]</i>	O	PNVM/SRAM address bus outputs
	<i>FCUAD[14]</i>	O	Flash card interface unit output signal <i>FCUIF[41]</i>
	<i>RS_PLLUBYP</i>	I	PLL _u (Level sampled during RESET. In normal operation the pin must be low during RESET)
	<i>MEMAD[16]</i>	O	PNVM/SRAM address bus– if RS8BIT is active
20	<i>MEMAD[13]</i>	O	PNVM/SRAM address bus outputs
	<i>FCUAD[13]</i>	O	Flash card interface unit output signal <i>FCUIF[40]</i>
	<i>MEMAD[15]</i>	O	PNVM/SRAM address bus– if RS8BIT is active
21	<i>MEMAD[12]</i>	O	PNVM/SRAM address bus outputs
	<i>FCUAD[12]</i>	I/O	Flash card interface unit output signal <i>FCUIF[39]</i>
	<i>MEMAD[14]</i>	O	PNVM/SRAM address bus– if RS8BIT is active
22	<i>MEMAD[11]</i>	O	PNVM/SRAM address bus outputs
	<i>FCUAD[11]</i>	O	Flash card interface unit output signal <i>FCUIF[38]</i>
	<i>MEMAD[13]</i>	O	PNVM/SRAM address bus– if RS8BIT is active
23	<i>MEMAD[10]</i>	O	PNVM/SRAM address bus outputs
	<i>FCUAD[10]</i>	O	Flash card interface unit output signal <i>FCUIF[20]</i>
	<i>MEMAD[12]</i>	O	PNVM/SRAM address bus– if RS8BIT is active
24	<i>MEMAD[9]</i>	O	PNVM/SRAM address bus outputs
	<i>FCUAD[9]</i>	O	Flash card interface unit output signal <i>FCUIF[19]</i>
	<i>MEMAD[11]</i>	O	PNVM/SRAM address bus– if RS8BIT is active
25	<i>MEMAD[8]</i>	O	PNVM/SRAM address bus outputs
	<i>FCUAD[8]</i>	I/O	Flash card interface unit output signal <i>FCUIF[18]</i>
	<i>RS_DECCFG</i>	I	Dec Config indication input. Level sampled during RESET
	<i>MEMAD[10]</i>	O	PNVM/SRAM address bus– if RS8BIT is active

Table 1 – Pin functions allocation

Pkg	Pin Functions	Dir	Description
26	MEMWR# FCUIF[0] MEMAD[8]	O O O	PNVM/SRAM write enable (active low) output Flash card interface unit output signal PNVM/SRAM address bus– if RS8BIT is active
27	MEMAD[18] FCUAD[18] GPIO[6] MEMAD[7]	O O I/O O	PNVM/SRAM address bus outputs Flash card interface unit output signal FCUIF[45] General purpose input/output, monitored/controlled by the CPU or DSP SW – if RS8BIT and RS8BIT16 are <u>not</u> active PNVM/SRAM address bus– if RS8BIT is active
28	MEMAD[17] FCUAD[17] RS8BIT16 MEMWR#	O O I O	PNVM/SRAM address bus outputs Flash card interface unit output signal FCUIF[44] Reset Selection – 8bit mode in 16bit flash. Level sampled during RESET PNVM/SRAM write enable (low) – if RS8BIT is active
29	MEMAD[7] FCUAD[7] RS_SYSIND[1] MEMAD[17]	O O I O	PNVM/SRAM address bus outputs Flash card interface unit output signal FCUIF[17] General purpose system configuration indication input. Level sampled during RESET PNVM/SRAM address bus– if RS8BIT is active
30	MEMAD[6] FCUAD[6] RS_ADDRSWAP	O O I	PNVM/SRAM address bus outputs Flash card interface unit output signal FCUIF[16] General purpose system configuration indication input. Level sampled during RESET
31	GNDC	S	Digital core ground (of 1.8V and 3.3V supplies)
32	MEMAD[5] FCUAD[5]	O O	PNVM/SRAM address bus outputs Flash card interface unit output signal FCUIF[15]

Table 1 – Pin functions allocation

Pkg	Pin Functions	Dir	Description
33	MEMAD[4]	O	PNVM/SRAM address bus outputs
	RS8BIT	I	Reset Selection – 8bit only flash is used. Level sampled during RESET
	FCUAD[4]	I/O	Flash card interface unit input/output signal FCUIF[14]
34	MEMAD[3]	O	PNVM/SRAM address bus outputs
	RS_SYSIND[0]	I	General purpose system configuration indication input. Level sampled during RESET
	FCUAD[3]	I/O	Flash card interface unit input/output signal FCUIF[13]
35	VDDP	S	3.3 V Digital periphery power supply
36	MEMAD[2]	O	PNVM/SRAM address bus outputs
	FCUAD[2]	O	Flash card interface unit output signal FCUIF[12]
	RS_BOOTSEL2	I	CPU SW boot (and execute) source selection. Levels sampled during RESET. If BOOTSEL2 is B'1' – CS#0 and CS#1 are swapped.
37	MEMAD[1]	O	PNVM/SRAM address bus outputs
	FCUAD[1]	O	Flash card interface unit output signal FCUIF[11]
	RS_BOOTSEL1	I	CPU SW boot (and execute) source selection. Levels sampled during RESET.
38	MEMAD[19]	O	PNVM/SRAM address bus outputs
	FCUAD[19]	O	Flash card interface unit output signal FCUIF[46]
	FGPIO[6]	I/O	General purpose input/output, monitored/controlled by the V8 SW – if RS8BIT and RS8BIT16 are both <u>not</u> active. Use as output only.
	IGPIO[7]	I/O	General purpose input/output, monitored/controlled by the CPU or DSP SW. Can be used as an interrupt for the CPU – INT3. – if RS8BIT and RS8BIT16 are both <u>not</u> active. Use as output only. Use only as output (see comment below: <u>Retention limitation on Pin 38</u>)
	MEMAD[0]	O	PNVM/SRAM address bus– if RS8BIT is active
39	VDD	S	3.3 V power supply
40	N/A	I/O	N/A
	GPO[68]	O	General purpose output, controlled by the CPU

Table 1 – Pin functions allocation

Pkg	Pin Functions	Dir	Description
41	N/A GPO[67]	I/O O	N/A General purpose output, controlled by the CPU
42	GND	S	Ground of 3.3 V supply
43	RAMADD[4]	O	SDRAM address bus output
44	RAMADD[3]	O	SDRAM address bus output
45	RAMADD[5]	O	SDRAM address bus output
46	VDDP	S	3.3 V Digital periphery power supply
47	GNDC	S	Digital core ground (of 1.8V and 3.3V supplies)
48	RAMADD[2]	O	SDRAM address bus output
49	RAMADD[6]	O	SDRAM address bus output
50	RAMADD[1]	O	SDRAM address bus output
51	RAMADD[7]	O	SDRAM address bus output
52	VDDC	S	1.8 V Digital core power supply

Bottom wall

53	RAMADD[0]	O	SDRAM address bus output
54	RAMADD[8]	O	SDRAM address bus output
55	RAMADD[10]	O	SDRAM address bus output
56	VDDP	S	3.3 V Digital periphery power supply
57	GNDC	S	Digital core ground (of 1.8V and 3.3V supplies)
58	RAMADD[9]	O	SDRAM address bus output
59	RAMADD[11] GPO[64]	O O	SDRAM address bus output General purpose output, controlled by the CPU
60	RAMCS[0]# RAMBA[1]	O O	SDRAM chip select (active low) SDRAM bank select output
61	RAMBA[0]	O	SDRAM bank select output
62	RAMCS[1]# GPO[65]	O O	SDRAM chip select (active low) General purpose output, controlled by the CPU
63	RAMRAS#	O	SDRAM row select (active low) output

Table 1 – Pin functions allocation

Pkg	Pin Functions	Dir	Description
64	RAMCAS#	O	SDRAM column select (active low) output
65	VDDP	S	3.3 V Digital periphery power supply
66	GNDC	S	Digital core ground (of 1.8V and 3.3V supplies)
67	RAMWE#	O	SDRAM write enable (active low) output
68	RAMDQM	O	SDRAM data masking (active high) output
69	GNDPCLK	S	Digital ground of filtered 3.3 V supply for PCLK
70	PCLK	O	SDRAM clock output (same as internal processing clock)
71	VDDPCLK	S	3.3 V filtered digital power supply for PCLK
72	RAMDAT[8]	I/O	SDRAM bi-directional data bus
73	RAMDAT[7]	I/O	SDRAM bi-directional data bus
74	RAMDAT[9]	I/O	SDRAM bi-directional data bus
75	RAMDAT[6]	I/O	SDRAM bi-directional data bus
76	VDDP	S	3.3 V Digital periphery power supply
77	GNDC	S	Digital core ground (of 1.8V and 3.3V supplies)
78	RAMDAT[10]	I/O	SDRAM bi-directional data bus
79	RAMDAT[5]	I/O	SDRAM bi-directional data bus
80	RAMDAT[11]	I/O	SDRAM bi-directional data bus
81	RAMDAT[4]	I/O	SDRAM bi-directional data bus
82	RAMDAT[12]	I/O	SDRAM bi-directional data bus
83	RAMDAT[3]	I/O	SDRAM bi-directional data bus
84	VDDP	S	3.3 V Digital periphery power supply
85	GNDC	S	Digital core ground (of 1.8V and 3.3V supplies)
86	RAMDAT[13]	I/O	SDRAM bi-directional data bus
87	RAMDAT[2]	I/O	SDRAM bi-directional data bus
88	VDDC	S	1.8 V Digital core power supply
89	RAMDAT[14]	I/O	SDRAM bi-directional data bus
90	RAMDAT[1]	I/O	SDRAM bi-directional data bus
91	RAMDAT[15]	I/O	SDRAM bi-directional data bus
92	RAMDAT[0]	I/O	SDRAM bi-directional data bus
93	VDDP	S	3.3 V Digital periphery power supply (208 pin only)

Table 1 – Pin functions allocation

Pkg	Pin Functions	Dir	Description
94	RAMDQM2	O	SDRAM data masking (active high) output
	RAMCKE	O	Clock enable signal to the SDRAM (for power down)
	GPO[66]	O	General purpose output, monitored/controlled by the CPU
95	GNDC	S	Digital core ground (of 1.8V and 3.3V supplies)
96	GPIO[10]	I/O	General purpose input/output, monitored/controlled by the CPU
	SDI_PSC	I	Serial Data input for the DDX Core (supply measurement)
	RAMCKE_2	O	Second appearance of RAMCKE
97	GPAIO	I/O	General purpose input/output, to/from the ADP SW
	IGPIO[11]	I/O	General purpose input/output, monitored/controlled by the CPU. Can be used as an interrupt for the CPU – INT0.
98	APWM[7]_P	O	Audio PWM #7 – Positive
	GPIO[12]	I/O	General purpose input/output, monitored/controlled by the CPU
	VID[0]	O	Digital Video Out
99	APWM[7]_N	O	Audio PWM #7 – Negative
	GPIO[13]	I/O	General purpose input/output, monitored/controlled by the CPU
	VID[1]	O	Digital Video Out
100	APWM[6]_P	O	Audio PWM #6 – Positive
	GPIO[14]	I/O	General purpose input/output, monitored/controlled by the CPU
	VID[2]	O	Digital Video Out
101	APWM[7]_P	O	Audio PWM #7 – Positive
	APWM[6]_N	O	Audio PWM #6 – Negative
	GPIO[15]	I/O	General purpose input/output, monitored/controlled by the CPU
	VID[3]	O	Digital Video Out
102	APWM[5]_P	O	Audio PWM #5 – Positive

Table 1 – Pin functions allocation

Pkg	Pin Functions	Dir	Description
	GPIO[16]	I/O	General purpose input/output, monitored/controlled by the CPU
	VID[4]	O	Digital Video Out
103	APWM[5]_N	O	Audio PWM #5 – Negative
	GPIO[17]	I/O	General purpose input/output, monitored/controlled by the CPU.
	VID[5]	O	Digital Video Out
104	AIN[1]	I	Serial input of digital stereo audio
	SPDIFIN[1]	I	S/PDIF receiver input for digital coded or reconstructed audio data
	IGPIO[18]	I/O	General purpose input/output, monitored/controlled by the CPU. Can be used as an interrupt for the CPU – INT1.

Right wall

105	VDDP	S	3.3 V Digital periphery power supply
106	APWM[4]_P	O	Audio PWM #4 – Positive
	PWMCO[5]	O	PWM4 output signal
	VID[6]	O	Digital Video Out
	GPIO[19]	I/O	General purpose input/output, monitored/controlled by the CPU
107	APWM[4]_N	O	Audio PWM #4 – Negative
	VID[7]	O	Digital Video Out
	CLK1	O	CLK1
	APWM[6]_P	O	Audio PWM #6 – Positive
	GPIO[20]	I/O	General purpose input/output, monitored/controlled by the CPU
108	APWM[3]_P	O	Audio PWM #4 – Positive
	APWM[6]_P	O	Audio PWM #6 – Positive
	VSYNC#	O	Digital Video Output - vertical sync output signal
	GPIO[21]	I/O	General purpose input/output, monitored/controlled by the CPU
109	APWM[3]_N	O	Audio PWM #3 – Negative
	APWM[7]_P	O	Audio PWM #7 – Positive
	AOUT[3]	O	Serial output of digital stereo audio

Table 1 – Pin functions allocation

Pkg	Pin Functions	Dir	Description
	<i>HSYNC#</i> <i>GPIO[22]</i>	O I/O	Digital Video Output - horizontal sync output signal General purpose input/output, monitored/controlled by the CPU
110	<i>GNDC</i>	S	Digital core ground (of 1.8V and 3.3V supplies)
111	<i>APWM[2]_P</i> <i>FGPIO[7]</i> <i>IGPIO[23]</i>	O I/O I/O	Audio PWM #2 – Positive General purpose input/output, monitored/controlled by the V8 SW General purpose input/output, monitored/controlled by the CPU or DSP SW. Can be used as an interrupt for the CPU – INT2.
112	<i>APWM[2]_N</i> <i>APWM[2]_N</i> <i>APWM[3]_P</i> <i>AOUT[2]</i> <i>VCLKx2</i> <i>MEMCS[1]#</i> <i>MEMCS[0]#</i> <i>COSYNC</i> <i>GPIO[24]</i>	O O O O I/O O O O I/O	Audio PWM #2 – Negative Audio PWM #2 – Negative Audio PWM #3 – Positive Serial output of digital stereo audio Digital video clock input/output. 27 MHz (for SD interlaced) or 54 MHz (for SD progressive) If BOOTSEL2 == '0' and selected by IOCOnfig If BOOTSEL2 == '1' and selected by IOCOnfig Composite sync output. Active only when component analog output is selected General purpose input/output, monitored/controlled by the CPU or DSP SW
113	<i>APWM[1]_P</i> <i>GPIO[25]</i>	O I/O	Audio PWM #1 – Positive General purpose input/output, monitored/controlled by the CPU
114	<i>APWM[1]_N</i> <i>APWM[4]_P</i> <i>AOUT[1]</i> <i>GPIO[26]</i>	O O O I/O	Audio PWM #1 – Negative Audio PWM #4 – Positive Serial output of digital stereo audio General purpose input/output, monitored/controlled by the CPU or DSP SW

Table 1 – Pin functions allocation

Pkg	Pin Functions	Dir	Description
115	APWM[0]_P GPIO[27]	O I/O	Audio PWM #0 – Positive General purpose input/output, monitored/controlled by the CPU
116	APWM[0]_N APWM[5]_P AOUT[0] GPIO[28]	O O O I/O	Audio PWM #0 – Negative Audio PWM #4 – Positive Serial output of digital stereo audio General purpose input/output, monitored/controlled by the CPU or DSP SW
117	GNDC-A2	S	Digital core ground (of 1.8V and 3.3V supplies)
118	AMCLK GPIO[29]	I/O I/O	Audio Master Clock input/output. 128, 192, 256 or 384 times the sampling frequency (programmable) General purpose input/output, monitored/controlled by the CPU
119	VDDP-A2	S	3.3 V filtered digital power supply for AMCLK
120	ALRCLK GPIO[30]	O I/O	Digital audio left/right select output for the audio port. Square wave, at the sampling frequency. Programmable polarity General purpose input/output, monitored/controlled by the CPU
121	ABCLK GPIO[31]	O I/O	Digital audio bit-clock output. Data on AOUT and AIN is output or latched, respectively, with the rising or falling (programmable) edge of this clock General purpose input/output, monitored/controlled by the CPU
122	SPDIFOUT GPIO[32]	O I/O	S/PDIF transmitter output for digital coded or reconstructed audio data General purpose input/output, monitored/controlled by the CPU
	SPDIFIN[2]	I	S/PDIF receiver input for digital coded or reconstructed audio data
123	SPDIFIN[3] AIN[2] GPIO[33]	I I I/O	S/PDIF receiver input for digital coded or reconstructed audio data Serial input of digital stereo audio General purpose input/output, monitored/controlled by the CPU
124	GPIO[34]	I/O	General purpose input/output, monitored/controlled by the CPU or DSP SW

Table 1 – Pin functions allocation

Pkg	Pin Functions	Dir	Description
125	SPDIFIN[4]	I	S/PDIF receiver input for digital coded or reconstructed audio data
	RAMCKE_3	O	Clock enable signal to the SDRAM (for power down)
	DVDDAT[7]	I	DVD DSP interface input
126	GPIO[35]	I/O	General purpose input/output, monitored/controlled by the CPU or DSP SW
	DVDDAT[6]	I	DVD DSP interface input
	VID[0]_2	O	Digital Video Out
127	GPIO[36]	I/O	General purpose input/output, monitored/controlled by the CPU or DSP SW
	DVDDAT[5]	I	DVD DSP interface input
	VID[1]_2	O	Digital Video Out
128	IGPIO[37]	I/O	General purpose input/output, monitored/controlled by the CPU or DSP SW. Can be used as an interrupt for the CPU – INT4.
	FGPIO[4]	I/O	General purpose input/output, monitored/controlled by the V8 SW
	DVDDAT[4]	I	DVD DSP interface input
	VID[2]_2	O	Digital Video Out
	CPUNMI_2	I	CPU non-maskable interrupt input
129	GPIO[38]	I/O	General purpose input/output, monitored/controlled by the CPU or DSP SW
	DVDDAT[3]	I	DVD DSP interface input
	VID[3]_2	O	Digital Video Out
130	GPIO[39]	I/O	General purpose input/output, monitored/controlled by the CPU or DSP SW
	DVDDAT[2]	I	DVD DSP interface input
	VID[4]_2	O	Digital Video Out
130	GPIO[40]	I/O	General purpose input/output, monitored/controlled by the CPU
	DVDDAT[1]	I	DVD DSP interface input

Table 1 – Pin functions allocation

Pkg	Pin Functions	Dir	Description
131	GPIO[41]	I/O	General purpose input/output, monitored/controlled by the CPU or DSP SW
	FGPIO[0]	I/O	General purpose input/output, monitored/controlled by the V8 SW
	SSCRXD	I	SSC data input.
	VID[5]_2	O	Digital Video Out
	CPUNMI	I	CPU non-maskable interrupt input
132	GPIO[42]	I/O	General purpose input/output, monitored/controlled by the CPU or DSP SW
	FGPIO[1]	I/O	General purpose input/output, monitored/controlled by the V8 SW
	SSCCLK	O	SSC clock output.
	VID[6]_2	O	Digital Video Out
133	GPIO[43]	I/O	General purpose input/output, monitored/controlled by the CPU or DSP SW
	FGPIO[2]	I/O	General purpose input/output, monitored/controlled by the V8 SW
	VID[6]_2	O	Digital Video Out
	SSCTXD	O	Serial Interface output
134	IGPIO[44]	I/O	General purpose input/output, monitored/controlled by the CPU or DSP SW. Can be used as an interrupt for the CPU – INT5.
	FGPIO[3]	I/O	General purpose input/output, monitored/controlled by the V8 SW
135	VDDP	S	3.3 V Digital periphery power supply
136	DUPTDO	O	Main debug UART data output
	GPIO[45]	I/O	General purpose input/output, monitored/controlled by the CPU or DSP SW
	PWMCO[5]_3	O	PWM5 output signal (for SCART control)
137	DUPRDO	I	Main debug UART data input
	GPIO[46]	I/O	General purpose input/output, monitored/controlled by the CPU or DSP SW
138	DUPTD1	O	Second debug UART data output
	GPIO[47]	I/O	General purpose input/output, monitored/controlled by the CPU or DSP SW
139	DUPRD1	I	Main debug UART data input

Table 1 – Pin functions allocation

Pkg	Pin Functions	Dir	Description
	GPIO[48]	I/O	General purpose input/output, monitored/controlled by the CPU or DSP SW
140	VDDC	S	1.8 V Digital core power supply
141	GNDC	S	Digital core ground (of 1.8V and 3.3V supplies)
142	RESET#	ID	Reset input (active low)
143	GNDA	S	Ground plane of internal PLL circuit
144	VDDA	S	1.8 V Power supply for internal PLL circuit
145	XO	AO	Output to a crystal that is connected to XI . If a crystal is not used at XI , XO must be left not connected
146	XI	ID	27.000MHz clock generator or crystal input for the PLL
147	DAC5	AO	CVBS/C/Y - Analog video output - can be selected to be CVBS, C or Y.
148	GNDDACD	S	Ground for the video DACs 3.3 V analog power supply
149	DAC4	AO	CVBS/G/Y - Analog video output that can be selected to be CVBS, G or Y.
150	VDDDAC	S	3.3 V Analog power supply for the video DACs
151	DAC3	AO	CVBS/C/Y - Analog video output that can be selected to be CVBS, C or Y.
152	DAC2	AO	Y/R/V/C - Analog video output that can be selected to be Y, or R/V or C.
153	VDDDAC	S	3.3 V Analog power supply for the video DACs
154	DAC1	AO	C/B/U - Analog video output that can be selected to be C or B or U.
155	RSET	AI/ O	Resistive load for gain adjustment of the DACs
156	GNDDABS2	S	Common Ground for the video and SERVO DACs

Top wall

157	RFINP	AI	RF positive input signal (differential input) // RF input signal (single ended)
158	RFINN	AI	RF negative input signal (differential input) // RF reference input signal
159	VDDAFE	S	Analog AFE 3.3 V supply

Table 1 – Pin functions allocation

Pkg	Pin Functions	Dir	Description
160	ADCIN[A]	AI	ADC input signal (e.g. from OPU)
161	ADCIN[B]	AI	ADC input signal (e.g. from CPU)
162	VDDAFE	S	Analog AFE 3.3 V supply
163	ADCIN[C]	AI	ADC input signal (e.g. from OPU)
164	ADCIN[D]	AI	ADC input signals (e.g. from OPU)
165	ADCIN[J]	AI	ADC input signals (e.g. from OPU)
166	ADCIN[E]	AI	ADC input signals (e.g. from OPU)
167	ADCIN[K]	AI	ADC input signals (e.g. from OPU)
168	ADCIN[F]	AI	ADC input signals (e.g. from OPU)
169	GNDafe	S	Analog ADC (AFE) ground of 3.3 V supply
170	ADCIN[G]	AI	ADC input signals (e.g. from OPU)
171	ADCIN[H]	AI	ADC input signals (e.g. from OPU)
172	GND1AFE	S	Analog ADC (AFE) ground of 3.3 V supply
173	OPUREF	AO	VC - OPU reference voltage output
174	VREF	AI/ O	Capacitive load for internal band-gap voltage generation
175	RESLOAD	AI/ O	Resistive load for internal reference voltage generation
176	GNDAFER	AI	AFE analog reference voltage ground
177	VDDSAFE	S	Analog AFE 3.3 V supply shield
178	CDMD	AI	CD LASER monitor diode input
179	DVDMD	AI	DVD LASER monitor diode input
180	CDLD	AO	CD LASER diode drive output
181	DVDLD	AO	DVD LASER diode drive output
182	PWMCO[0] GPIO[49] DVDDAT[0] RFDAT[0]	O I/O I I	PWM output signal – focus PWM General purpose input/output, monitored/controlled by the CPU or DSP SW DVD DSP interface input RF channel sample data input for RF by-pass
183	VDDPWMS	S	3.3 V SERVO PWM power supply

Table 1 – Pin functions allocation

Pkg	Pin Functions	Dir	Description
184	PWMCO[1]	O	PWM output signal – track PWM
	GPIO[50]	I/O	General purpose input/output, monitored/controlled by the CPU or DSP SW
	DVDSTRB	I	AV bit strobe input. Programmable polarity
	RFDAT[1]	I	RF channel sample data input for RF by-pass
185	GNDPWMS	S	SERVO PWMs ground of 3.3V supply
186	PWMCO[2]	O	PWM output signal – spindle PWM
	GPIO[51]	I/O	General purpose input/output, monitored/controlled by the CPU or DSP SW
	DVDVALID	I	AV data valid input for FE by-pass. Programmable polarity
187	PWMCO[3]	O	PWM output signal – sled PWM
	GPIO[52]	I/O	General purpose input/output, monitored/controlled by the CPU or DSP SW
	DVDSOS	I	AV start of sector indication input for FE by-pass. Programmable polarity
188	PWMCO[4]	O	PWM output signal
	GPIO[53]	I/O	General purpose input/output, monitored/controlled by the CPU
	DVDERR	I	AV error indication input for FE by-pass. Programmable polarity
	RFDAT[4]	I	RF channel sample data inputs for RF by-pass
189	IGPIO[54]	I/O	General purpose input/output, monitored/controlled by the CPU. Can be used as an interrupt for the CPU – INT6.
	DVDREQ	O	AV data request output for FE by-pass. Programmable polarity
	RFDAT[5]	I	RF channel sample data inputs for RF by-pass
190	VDDC	S	1.8 V Digital core power supply
191	GNDC	S	Digital core ground (of 1.8V and 3.3V supplies)
192	IGPIO[55]	I/O	General purpose input/output, monitored/controlled by the CPU. Can be used as an interrupt for the CPU – INT7.

Table 1 – Pin functions allocation

Pkg	Pin Functions	Dir	Description
	FCUIREQ	I	Card interrupt input
	RFCLK	O	RF channel sampling clock output for RF by-pass
193	GPIO[56]	I/O	General purpose input/output, monitored/controlled by the CPU
	FCURST	O	Card reset output
194	GPIO[57]	I/O	General purpose input/output, monitored/controlled by the CPU
	FCUWAIT#	I	Card wait (not ready) signal input – FCUIF[30]
195	GPIO[58]	I/O	General purpose input/output, monitored/controlled by the CPU
	FCUCS[3]#	O	Flash card interface unit output signal
196	GPIO[59]	I/O	General purpose input/output, monitored/controlled by the CPU
	FCUCS[2]#	O	Flash card interface unit output signal
197	GPIO[60]	I/O	General purpose input/output, monitored/controlled by the CPU
	FCUSCLK	O	Flash card interface unit output signal - FCUIF[34]
198	GPIO[61]	I/O	General purpose input/output, monitored/controlled by the CPU
	FCUIOWR#	O	Flash card interface unit output signal - FCUIF[33]
199	GPIO[62]	I/O	General purpose input/output, monitored/controlled by the CPU
200	MEMCS[2]#	O	PNVM/SRAM chip select (active low) output
	GPIO[63]	I/O	General purpose input/output, monitored/controlled by the CPU
	MEMMSB	O	PNVM/SRAM m.s. byte select output
	FCUAD[20]	O	Flash card interface unit input/output signal FCUIF[50]
201	MEMAD[0]	O	PNVM/SRAM address bus outputs
	MEMAD[-1]	O	PNVM/SRAM address bus outputs – lower address bit (byte select) in case of 8bit flash
	FCUAD[20]	I/O	Flash card interface unit input/output signal FCUIF[50]
202	MEMCS[0]#	O	PNVM/SRAM chip select (active low) output
	FCUCS[0]#	O	Flash card interface unit output signal FCUIF[38]
	MEMCS[1]#	O	If BOOTSEL2 == '1'

Table 1 – Pin functions allocation

Pkg	Pin Functions	Dir	Description
203	MEMRD# FCUOE	O	PNVM/SRAM read enable (active low) output Flash card interface unit output signal
204	MEMDA[0] FCUDA[0]	I/O	PNVM/SRAM bi-directional data bus Flash card interface unit input/output signal FCUIF[2]
205	MEMDA[8] GPIO[8] MEMDA[1] FCUDA[8]	I/O I/O I/O I/O	PNVM/SRAM bi-directional data bus General purpose input/output, monitored/controlled by the CPU or DSP SW – only if RS8BIT is active PNVM/SRAM bi-directional data bus (if 160 pin package) Flash card interface unit input/output signal FCUIF[2]
206	MEMDA[1] MEMDA[2] FCUDA[1]	I/O I/O I/O	PNVM/SRAM bi-directional data bus PNVM/SRAM bi-directional data bus (if 160 pin package) Flash card interface unit input/output signal FCUIF[2]
207	MEMDA[9] GPIO[9] CLK1_2 MEMDA[3] FCUDA[9]	I/O I/O O I/O I/O	PNVM/SRAM bi-directional data bus General purpose input/output, monitored/controlled by the CPU or DSP SW – only if RS8BIT is active CLK1_2 – only if RS8BIT is active PNVM/SRAM bi-directional data Flash card interface unit input/output signal FCUIF[2]
208	VDDP	S	3.3 V Digital periphery power supply

Comments:

Retention limitation on Pin 38 it is forbidden to use this pin as input. Both functions on this pin – **FGPIO[6]** and **IGPIO[7]** can be used as outputs without limitation.

5 DC and AC Characteristics

This section does not include specs of the RF amplifier, servo amplifier and loader interface signals which appear in the separate **FE T-specs** document.

5.1 Absolute Maximum Ratings

Storage Temperature VDDP, VDDP-IP, VDDP-A2, VDDDAC, VDDDACS	-65°C to +150°C
VDDA_{FERF}, VDDA_{FES}, VDDPWMS supply voltage to ground VDDC, VDDA supply voltage to ground	-0.5V to + 4.6V -0.5V to + 3.6V
DC voltage applied to digital outputs for high impedance output state (all digital output pins apart from SDRAM, VID[7-0] , VCLKx2 and S/PDIFOUT pins)	-0.5V to +5.5V
DC voltage applied to digital outputs for high impedance output state (SDRAM, VID[7-0] , VCLKx2 and S/PDIFOUT pins), or analog output	-0.5V to +3.6V
DC voltage applied to digital inputs (all digital input pins apart from SDRAM, VID[7-0] , VCLKx2 and S/PDIFOUT and pins)	-0.5V to 5.5V
DC voltage applied to digital inputs (SDRAM, VID[7-0] , VCLKx2 and S/PDIFOUT and pins), or analog inputs	-0.5V to 3.6 V
DC output current, into output (apart from DACs)	20mA/output (total 200 mA)
DC input current	-10mA to +3.0mA

NOTE: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

5.2 Operating Range

Temperature VDDP, VDDP-IP, VDDP-A2, VDDDAC, VDDDACS	0°C < T _A < +70°C
VDDA_{FERF}, VDDA_{FES}, VDDPWMS Supply Voltage (3.3V supply)	3.15V < V _{PP} < 3.45V
VDDC, VDDA Supply Voltage (1.8V supply)	1.7 V < V _{CC} < 1.9 V

5.3 DC Characteristics

Table 2. DC characteristics

Symbol	Parameter	Min	Max	Units	Test Conditions
V _{IL}	Digital input low voltage	-0.5	0.8	V	
V _{IH}	Digital input high voltage	2	5.5	V	


Table 2. DC characteristics

Symbol	Parameter	Min	Max	Units	Test Conditions
	(for all input pins, apart from the SDRAM, VID[7-0] , VCLKx2 and S/PDIFOUT)				
V_{IH}	Digital input high voltage (for the SDRAM, VID[7-0] , VCLKx2 and S/PDIFOUT pins)	2	3.6	V	
V_{OL}	Digital output low Voltage	-	0.4	V	$I_{OL} = 2 \text{ mA}$
V_{OH}	Digital output high voltage (for driven pins)	2.4	-	V	$I_{OH} = 0.4 \text{ mA}$
V_{OHP}	Digital output high voltage (for externally pulled up to 5V pins)	3.5	-	V	1 KOhm pull-up resistor, 50 nSec after pin release
I_{CC18}	Power Supply Current, 1.8V supply	-	270	mA	$f = 135 \text{ MHz}$ $VCC = 1.9V$ $VPP = 3.45V$
I_{CC33}	Power Supply Current, 3.3V supply	-	360	mA	$f = 135 \text{ MHz}$ $VPP = 3.45V$ $VCC = 1.9V$
I_{LI}	Input Leakage Current	--	10	uA	
I_{LIP}	Input Leakage Current (internally pulled pins)	25	180	uA	Min value indicates the min "strength" of the "pull"
C_{IN}	Input Capacitance	-	10	pF	
C_{IO}	I/O and Output Capacitance	-	10	pF	Garentee by design

5.4 Digital Interface Timing Specifications


The timing characteristics in this section are given from the external devices stand point.

When the timing depend on the process clock (PCLK), the min or max column is specified for 135 MHz. In these cases, the Comment column indicate the dependency where "P" is one PCLK cycle.



During AC testing, inputs are driven at 0.4V and 2.4V levels. Unless otherwise specified, switching times are measured between the 1.4V, 0.8V or 2.0V levels at the input/output.

Figure 2. AC testing input and output



During AC testing, unless otherwise specified, outputs are loaded as described in this figure. Cmax is given in the following table.

Figure 3. Normal AC test load

Table 3. Max loading capacitance

Pins	Cmax	Comment
ABCLK, ALRCLK	80 pF	
VCLKx2	30 pF	
SDRAM	15 pF	
All other interfaces	50 pF	

Note that the I/O HW of the **Vaddis 966-D** limit all digital outputs, apart from the SDRAM interface and (for I76-H) the digital video port, to 40 MHz.

5.4.1 Digital Video Interface Timing

Table 4. Digital video interface timing

	Description	Min [ns]	Max [ns]	Comment
t_{VCP}	$VCLKx2$ period	37		For 27 MHz
t_{VCH}	$VCLKx2$ high time	15		For 27 MHz
t_{VCL}	$VCLKx2$ low time	15		For 27 MHz
t_{VCP}	$VCLKx2$ period	18.5		For 54 MHz
t_{VCH}	$VCLKx2$ high time	5		For 54 MHz
t_{VCL}	$VCLKx2$ low time	5		For 54 MHz
t_{VCR}	$VCLKx2$ rise time		4	For 27 or 54 MHz
t_{VCF}	$VCLKx2$ fall time		4	For 27 or 54 MHz




Figure 4. $VCLKx2$ Timing




Figure 5. Digital video interface timing

5.4.2 AV Interface Timing

Table 5. AV (parallel port) timing

	Description	Min [ns]	Max [ns]	Comment
t_{DSTRB}	Time between two consecutive DVDSTRB edges	40		4P
t_{DH}, t_{DL}	DVDSTRB signal high and low	12		1.5P
t_{DOD}	DVDREQ output delay after DVDSTRB		15	When synchronized
t_{DIS}	Input set-up time before DVDSTRB	9		
t_{DIH}	Output hold time after DVDSTRB	3		




Figure 6. AV Bitstream interface timing


5.4.3 Audio Interface Timing

Table 6. Audio port timing

	Description	Min [ns]	Max [ns]	Comment
t_{AUD0}	AMCLK period	20		
t_{AUD1}	AMCLK high width	45%	55%	Percentage of duty cycle of AMCLK
t_{AUD2}	AMCLK low width	45%	55%	Percentage of duty cycle of AMCLK
t_{AUD3}	ABCLK period	80		
t_{AUD4}	ABCLK high width	45%	55%	Percentage of duty cycle of ABCLK
t_{AUD5}	ABCLK low width	45%	55%	Percentage of duty cycle of ABCLK
t_{AUD6}	AOUT and ALRCLK delay time from ABCLK		25	Measured from selected sampling edge of ABCLK .
t_{AUD7}	AIN set-up time before ABCLK	15		Measured from selected sampling

Table 6. Audio port timing

	Description	Min [ns]	Max [ns]	Comment
				edge of ABCLK .
t _{AUD8}	AIN hold time after ABCLK	15		Measured from selected sampling edge of ABCLK .

**Figure 7. Audio port timing**

5.4.4 SDRAM Interface Timing (Update with TRAS -7)

Table 7. SDRAM interface timing for PCLK of 135 MHz

	Description	Min [ns]	Max [ns]	Comment
t _{OD}	Output delay	1	5	
t _{IH}	Input hold	1.5		
t _{IS}	Input set-up	1.4		
t _{TR}	transition time		1	
t _{PCH}	PCLK high	3.9		
t _{PCL}	PCLK low	3.9		




Figure 8. SDRAM clock timing






Figure 9. SDRAM interface timing

5.4.5 PNVM (NOR Type Flash, EPROM, OTP ROM and Masked ROM) Interface Timing

Table 8. NOR type Flash, EPROM, OTP ROM and Masked ROM interface timing

	Description	Min [ns]	Max [ns]	Comment
t_{DIS}	MEMDA set-up time before MEMAD change (when <i>XMIConfig[5]=B'0'</i> , or MEMCS# de-activation (when <i>XMIConfig[5]=B'1'</i>)	25		
t_{DIH}	MEMDA hold time after MEMAD change (when <i>XMIConfig[5]=B'0'</i> , or MEMCS# de-activation (when <i>XMIConfig[5]=B'1'</i>)	0		

Figure 10. PNVM read cycle (when $XMConfig[5]$ equal B'1')Figure 11. PNVM read cycle (when $XMConfig[5]$ equal B'0')

5.4.6 SSC Interface Timing

Table 9. SSC serial interface timing

	Description	Min [ns]	Max [ns]	Comment
t_{DIS}	SSCRXD input set-up time before SSCCLK sampling edge	3*P		
t_{DIH}	SSCRXD input hold time after SSCCLK sampling edge	3*P		
t_{DOD}	SSCTXD output delay time after SSCCLK non-sampling edge	0	8*P	
t_{CLP}	SSCCLK period	20*P		
t_{CLD}	First SSCCLK edge after SSCInterface-Busy change from B'0' to B'1'.	8*P		Guarantee by Design

5.4.7 GPIO Interface Timing

Table 10. GPIO interface timing

	Description	Min [ns]	Max [ns]	Comment
t_{COD}	GPIO output signals delay after GPIODir or GPIOData CPU parameters write	0	40	
t_{TRIS}	GPIO input signals set-up time before GPIOData CPU parameters read	0	30	

5.5 Analog Interface Specifications

6 Package information

Green package

