

MITSUBISHI LSI's M58653P

700-BIT (50-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

DESCRIPTION

The M58653P is a serial input/output 700 bit electrically erasable and reprogrammable ROM organized as 50 words of 14 bits, and fabricated using MNOS technology. Data and addresses are transferred serially via a one-bit bidirectional bus.

FEATURES

- Word-by-word electrically alterable
- Non-volatile data storage 10 years (min)
- Write/erase time 20ms/word
- Typical power supply voltages -30V, +5V
- Number of erase-write cycles 10^5 times (min)
- Number of read access unrefreshed. . . 10^8 times (min)
- 5V I/O interface


APPLICATION

Non-volatile channel memories for electronic tuning systems and field-reprogrammable read-only memory systems


FUNCTION

The address is designated by one of five and one of ten coded digits. Seven modes—accept address, accept data, shift data output, erase, write, read, and standby—are all selected by a 3-bit code applied to C_1 , C_2 , and C_3 . Data is stored by internal negative writing pulses that selectively tunnel charges into the $\text{SiO}_2\text{--Si}_3\text{N}_4$ interface of the gate insulators of the MNOS memory transistors.

PIN CONFIGURATION (TOP VIEW)



BLOCK DIAGRAM



700-BIT (50-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

PIN DESCRIPTION

Pin	Name	Functions
I/O	I/O	In the accept address and accept data modes, used for input In the shift data output mode, used for output In the standby, read, erase and write modes, this pin is in a floating state
V _M	Test	Used for testing purposes only. It should be left unconnected during normal operation.
V _{SS}	Chip substrate voltage	Normally connected to +5V
V _{GG}	Power supply voltage	Normally connected to -30V
CLK	Clock input	14kHz timing reference. Required for all operating modes. High-level input is possible during standby mode.
C ₁ - C ₃	Mode control input	Used to select the operation mode.
V _{GND}	Ground voltage	Connected to ground (0V)

OPERATION MODES

C ₁	C ₂	C ₃	Functions
H	H	H	Standby mode. The contents of the address registers and the data register remain unchanged. The output buffer is held in the floating state.
H	H	L	Not used.
H	L	H	Erase mode. The word stored at the addressed location is erased. The data bits after erasing are all low-level.
H	L	L	Accept address mode. Data presented at the I/O pin is shifted into the address registers one bit with each clock pulse. The address is designated by one of five and one of ten coded digits.
L	H	H	Read mode. The addressed word is read from the memory into the data register.
L	H	L	Shift data output mode. The output driver is enabled and the contents of the data register are shifted to the I/O pin one bit with each clock pulse.
L	L	H	Write mode. The data contained in the data register is written into the location designated by the address registers.
L	L	L	Accept data mode. The data register accepts serial data from the I/O pin one bit with each clock pulse. The address registers remain unchanged.

700-BIT (50-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V_{GG}	Supply voltage	With respect to V_{SS}	0.3 ~ -40	V
V_I	Input voltage		0.3 ~ -20	V
V_O	Output voltage		0.3 ~ -20	V
T_{stg}	Storage temperature		-40 ~ 125	°C
T_{opr}	Operating temperature		-10 ~ 70	°C

RECOMMENDED OPERATING CONDITIONS ($T_a = -10 \sim 70^\circ\text{C}$, unless otherwise noted.)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
$V_{GG}-V_{SS}$	Supply voltage	-32.2	-35	-37.8	V
$V_{SS}-V_{GND}$	Supply voltage	4.75	5	6	V
V_{IH}	High-level input voltage	$V_{SS}-1$		$V_{SS}+0.3$	V
V_{IL}	Low-level input voltage	$V_{SS}-6.5$		$V_{SS}-4.25$	V

Note 1:
The order of V_{SS} V_{GG} with on or off.
With on, V_{GG} is turned on after V_{SS} is done.
With off, V_{SS} is turned off after V_{GG} is done.

ELECTRICAL CHARACTERISTICS ($T_a = -10 \sim 70^\circ\text{C}$, $V_{GG}-V_{SS} = -35\text{V} \pm 8\%$, $V_{SS}-V_{GND} = 5\text{V} \pm 5\%$, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{IH}	High-level input voltage		$V_{SS}-1$		$V_{SS}+0.3$	V
V_{IL}	Low-level input voltage		$V_{SS}-6.5$		$V_{SS}-4.25$	V
I_{IL}	Low-level input current	$V_I - V_{SS} = -6.5\text{V}$			± 10	μA
I_{OZL}	Off-state output current, low-level voltage applied	$V_O - V_{SS} = -6.5\text{V}$			± 10	μA
V_{OH}	High-level output voltage	$I_{OH} = -200\mu\text{A}$	$V_{SS}-1$			V
V_{OL}	Low-level output voltage	$I_{OL} = 10\mu\text{A}$			$V_{GND}+0.5$	V
I_{GG}	Supply current from V_{GG}	$I_O = 0\mu\text{A}$		5.5	8.8	mA

Note 2. Typical values are at $T_a=25^\circ\text{C}$ and nominal supply voltage.

TIMING REQUIREMENTS ($T_a = -10 \sim 70^\circ\text{C}$, $V_{GG}-V_{SS} = -35\text{V} \pm 8\%$, $V_{SS}-V_{GND} = 5\text{V} \pm 5\%$, unless otherwise noted.)

Symbol	Parameter	Alternative symbols	Test conditions	Limits			Unit
				Min	Typ	Max	
$f(\phi)$	Clock frequency	f_ϕ		10	14	17	kHz
$D(\phi)$	Clock duty cycle	D_ϕ		30	50	55	%
$t_w(w)$	Write time	t_w		16	20	24	ms
$t_w(E)$	Erase time	t_e		16	20	24	ms
t_r, t_f	Risetime, fall time	t_r, t_f				1	μs
$t_{su}(c-\phi)$	Control setup time before the fall of the clock pulse	t_{CS}		0			ns
$t_h(\phi-c)$	Control hold time after the rise of the clock pulse	t_{CH}		0			ns


SWITCHING CHARACTERISTICS ($T_a = -10 \sim 70^\circ\text{C}$, $V_{GG} = -35\text{V} \pm 8\%$, unless otherwise noted.)

Symbol	Parameter	Alternative symbols	Test conditions	Limits			Unit
				Min	Typ	Max	
$t_a(c)$	Read access time	t_{PW}	$C_L = 100\text{ pF}$ $V_{OH} = V_{SS} - 2\text{V}$ $V_{OL} = V_{GND} + 1.5\text{V}$			20	μs
t_s	Unpowered nonvolatile data retention time	T_S	$N_{EW} = 10^4$, $t_w(w) = 20\text{ms}$ $t_w(E) = 20\text{ms}$	10			Year
		T_S	$N_{EW} = 10^5$, $t_w(w) = 20\text{ms}$ $t_w(E) = 20\text{ms}$	1			
N_{EW}	Number of erase/write cycles	N_W		10^5			Times
N_{RA}	Number of read access unrefreshed	N_{RA}		10^9			Times
t_{dv}	Data valid time	t_{PW}				20	μs

700-BIT (50-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM


TIMING DIAGRAM

Accept Address Mode




Note 3: The address is designated by one-of-five and one-of-ten coded digits. The figure shows designation of the address 49.


Read Mode




Write Mode




Erase Mode



Shift Data Output Mode




Accept Data Mode




700-BIT (50-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

The definition of clock duty cycle, $D(\phi)$




Timing of data input and mode control inputs

Mode control inputs, C_1 , C_2 , C_3 and input signal may change, when clock is 'H' level.



Timing of data output



The 1st bit of output data is output after access time of $t_a(C)$ from the mode control transition. And other bits are output after $t_a(C)$ from positive edge of clock.

700-BIT (50-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

Operating sequential flow

