

# 4 M × 4 BANKS × 16 BITS DDR SDRAM

# Table of Contents-

1.	GENE	ERAL DESCRIPTION	4
2.	FEAT	URES	4
3.	KEY I	PARAMETERS	5
4.	PIN C	CONFIGURATION	6
5.	PIN D	DESCRIPTION	7
6.		CK DIAGRAM	
7.		CTIONAL DESCRIPTION	
Ι.			
	7.1	Power Up Sequence	
	7.2	Command Function	
		7.2.1 Bank Activate Command	
		7.2.2 Bank Precharge Command	
		7.2.3 Precharge All Command	
		7.2.4 Write Command	
		7.2.5 Write with Auto-precharge Command	
		7.2.6 Read Command	
		7.2.7 Read with Auto-precharge Command	
		7.2.8 Mode Register Set Command	
		7.2.9 Extended Mode Register Set Command	
		7.2.10 No-Operation Command	
		7.2.11 Burst Read Stop Command	
		7.2.12 Device Deselect Command	
		7.2.13 Auto Refresh Command	
		7.2.14 Self Refresh Entry Command	
		7.2.15 Self Refresh Exit Command	
		7.2.16 Data Write Enable /Disable Command	
	7.3	Read Operation	12
	7.4	Write Operation	13
	7.5	Precharge	13
	7.6	Burst Termination	13
	7.7	Refresh Operation	13
	7.8	Power Down Mode	14
	7.9	Input Clock Frequency Change during Precharge Power Down Mode	
	7.10	Mode Register Operation	
	-	7.10.1 Burst Length field (A2 to A0)	

# W9425G6EH

# massas winbond sassas

		7.10.2 Addressing Mode Select (A3)	
		7.10.3 CAS Latency field (A6 to A4)	
		7.10.4 DLL Reset bit (A8)	
		7.10.5 Mode Register /Extended Mode register change bits (BA0, BA1)	
		7.10.6 Extended Mode Register field	
^	ODEE		
8.	8.1	ATION MODESimplified Truth Table	
	8.2	Function Truth Table	
	8.3	Function Truth Table for CKE	
_	8.4	Simplified Stated Diagram	
9.		TRICAL CHARACTERISTICS	
	9.1	Absolute Maximum Ratings	
	9.2	Recommended DC Operating Conditions	
	9.3	Capacitance	
	9.4	Leakage and Output Buffer Characteristics	24
	9.5	DC Characteristics	25
	9.6	AC Characteristics and Operating Condition	
	9.7	AC Test Conditions	28
	9.8	AC Overshoot/Undershoot Specification for Address and Control Pins	30
	9.9	Overshoot/Undershoot Specification for Data, Strobe, and Mask Pins	31
10.	TIMIN	G WAVEFORMS	32
	10.1	Command Input Timing	32
	10.2	Timing of the CLK Signals	32
	10.3	Read Timing (Burst Length = 4)	33
	10.4	Write Timing (Burst Length = 4)	34
	10.5	DM, DATA MASK (W9425G6EH)	35
	10.6	Mode Register Set (MRS) Timing	36
	10.7	Extend Mode Register Set (EMRS) Timing	37
	10.8	Auto-precharge Timing (Read Cycle, CL = 2)	38
	10.9	Auto-precharge Timing (Read cycle, CL = 2), continued	
	10.10	Auto-precharge Timing (Write Cycle)	
		Read Interrupted by Read (CL = 2, BL = 2, 4, 8)	
		Burst Read Stop (BL = 8)	
		Read Interrupted by Write & BST (BL = 8)	
		Read Interrupted by Precharge (BL = 8)	
		Write Interrupted by Write (BL = 2, 4, 8)	

# W9425G6EH

# **Esses winbond sesses**

	10.16 Write Interrupted by Read (CL = 2, BL = 8)	43
	10.17 Write Interrupted by Read (CL = 3, BL = 4)	44
	10.18 Write Interrupted by Precharge (BL = 8)	44
	10.19 2 Bank Interleave Read Operation (CL = 2, BL = 2)	45
	10.20 2 Bank Interleave Read Operation (CL = 2, BL = 4)	45
	10.21 4 Bank Interleave Read Operation (CL = 2, BL = 2)	46
	10.22 4 Bank Interleave Read Operation (CL = 2, BL = 4)	46
	10.23 Auto Refresh Cycle	47
	10.24 Precharged/Active Power Down Mode Entry and Exit Timing	47
	10.25 Input Clock Frequency Change during Precharge Power Down Mode Timing	47
	10.26 Self Refresh Entry and Exit Timing	48
11.	PACKAGE SPECIFICATION	49
	11.1 TSOP 66 II – 400 mil	49
12.	REVISION HISTORY	50



## 1. GENERAL DESCRIPTION

W9425G6EH is a CMOS Double Data Rate synchronous dynamic random access memory (DDR SDRAM), organized as 4,194,304 words  $\times$  4 banks  $\times$  16 bits. W9425G6EH delivers a data bandwidth of up to 500M words per second (-4). To fully comply with the personal computer industrial standard, W9425G6EH is sorted into the following speed grades: -4/-5/-6 and -75. The -4 is compliant to the DDR500/CL3 specification. The -5 is compliant to the DDR400/CL3 specification. The -6 is compliant to the DDR333/CL2.5 specification. The -75 is compliant to the DDR266/CL2 specification.

All Input reference to the positive edge of CLK (except for DQ, DM and CKE). The timing reference point for the differential clock is when the CLK and CLK signals cross during a transition. Write and Read data are synchronized with the both edges of DQS (Data Strobe).

By having a programmable Mode Register, the system can change burst length, latency cycle, interleave or sequential burst to maximize its performance. W9425G6EH is ideal for main memory in high performance applications.

## 2. FEATURES

- 2.5V ±0.2V Power Supply for DDR266/333/400
- 2.6V ±0.1V Power Supply for DDR500
- Up to 250 MHz Clock Frequency
- Double Data Rate architecture; two data transfers per clock cycle
- Differential clock inputs (CLK and CLK)
- DQS is edge-aligned with data for Read; center-aligned with data for Write
- CAS Latency: 2, 2.5 and 3
- Burst Length: 2, 4 and 8
- Auto Refresh and Self Refresh
- Precharged Power Down and Active Power Down
- Write Data Mask
- Write Latency = 1
- 7.8µS refresh interval (8K/64 mS refresh)
- Maximum burst refresh cycle: 8
- Interface: SSTL 2
- Packaged in TSOP II 66-pin, using Lead free materials with RoHS compliant

- 4 -




# 3. KEY PARAMETERS

SYMBOL	DESCRIPTION		MIN./MAX.	-4	-5	-6	-75
		01 - 0	Min.	-	7.5 nS	7.5 nS	7.5 nS
		CL = 2	Max.	-	12 nS	12 nS	12 nS
tcĸ	Clock Cycle Time	CL = 2.5	Min.	-	6 nS	6 nS	7.5 nS
ick	Clock Cycle Time	CL - 2.5	Max.	-	12 nS	12 nS	12 nS
		CL = 3	Min.	4 nS	5 nS	6 nS	7.5 nS
		CL = 3	Max.	10 nS	12 nS	12 nS	12 nS
tras	Active to Precharge Command Period		Min.	36 nS	40 nS	42 nS	45 nS
trc	Active to Ref/Active Command Period Operating Current: One Bank Active-Precharge		Min.	52 nS	55 nS	60 nS	67.5 nS
IDD0			Max.	110 mA	110 mA	110 mA	110 mA
IDD1	Operating Current: One Bank Active-Read-Precharge		Max.	150 mA	150 mA	150 mA	150 mA
IDD4R	Burst Operation Read Current		Max.	210 mA	180 mA	170 mA	160 mA
IDD4W	Burst Operation Write Current		Max.	210 mA	180 mA	170 mA	160 mA
IDD5	Auto Refresh Current		Max.	190 mA	190 mA	190 mA	190 mA
IDD6	Self-Refresh Current		Max.	3 mA	3 mA	3 mA	3 mA



## 4. PIN CONFIGURATION






# 5. PIN DESCRIPTION

PIN NUMBER	PIN NAME	FUNCTION	DESCRIPTION
			Multiplexed pins for row and column address.
28 – 32, 35 – 42	A0 – A12	Address	Row address: A0 – A12.
33 – 42			Column address: A0 – A8. (A10 is used for Auto-precharge)
26, 27	BA0, BA1	Bank Select	Select bank to activate during row address latch time, or bank to read/write during column address latch time.
2, 4, 5, 7, 8, 10, 11, 13, 54, 56, 57, 59, 60, 62, 63, 65	DQ0 – DQ15	Data Input/ Output	The DQ0 – DQ15 input and output data are synchronized with both edges of DQS.
16,51	LDQS, UDQS	Data Strobe	DQS is Bi-directional signal. DQS is input signal during write operation and output signal during read operation. It is Edgealigned with read data, Center-aligned with write data.
24	CS	Chip Select	Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.
23, 22, 21	RAS, CAS, WE	Command Inputs	Command inputs (along with $\overline{CS}$ ) define the command being entered.
20, 47	LDM, UDM	Write Mask	When DM is asserted "high" in burst write, the input data is masked. DM is synchronized with both edges of DQS.
45, 46	CLK,	Differential Clock Inputs	All address and control input signals are sampled on the crossing of the positive edge of CLK and negative edge of $\overline{\text{CLK}}$ .
44	CKE	Clock Enable	CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode, or Self Refresh mode is entered.
49	VREF	Reference Voltage	VREF is reference voltage for inputs.
1, 18, 33	VDD	Power (+2.5V)	Power for logic circuit inside DDR SDRAM.
34, 48, 66	Vss	Ground	Ground for logic circuit inside DDR SDRAM.
3, 9, 15, 55, 61	VDDQ	Power (+2.5V) for I/O Buffer	Separated power from V <sub>DD</sub> , used for output buffer, to improve noise.
6, 12, 52, 58, 64	6, 12, 52, 58, 64 Vssq Ground for I/O Buffer		Separated ground from Vss, used for output buffer, to improve noise.
14, 17, 19, 25, 43, 50, 53 NC No Connection		No Connection	No connection (NC pin should be connected to GND or floating)



# 6. BLOCK DIAGRAM






## 7. FUNCTIONAL DESCRIPTION

# 7.1 Power Up Sequence

- (1) Apply power and attempt to CKE at a low state ( $\leq$ 0.2V), all other inputs may be undefined
  - 1) Apply VDD before or at the same time as VDDQ.
  - 2) Apply VDDQ before or at the same time as VTT and VREF.
- (2) Start Clock and maintain stable condition for 200  $\mu$ S (min.).
- (3) After stable power and clock, apply NOP and take CKE high.
- (4) Issue precharge command for all banks of the device.
- (5) Issue EMRS (Extended Mode Register Set) to enable DLL and establish Output Driver Type.
- (6) Issue MRS (Mode Register Set) to reset DLL and set device to idle with bit A8. (An additional 200 cycles(min) of clock are required for DLL Lock before any executable command applied.)
- (7) Issue precharge command for all banks of the device.
- (8) Issue two or more Auto Refresh commands.
- (9) Issue MRS-Initialize device operation with the reset DLL bit deactivated A8 to low.



Initialization sequence after power-up



## 7.2 Command Function

#### 7.2.1 Bank Activate Command

$$(\overline{RAS} = "L", \overline{CAS} = "H", \overline{WE} = "H", BA0, BA1 = Bank, A0 to A12 = Row Address)$$

The Bank Activate command activates the bank designated by the BA (Bank address) signal. Row addresses are latched on A0 to A12 when this command is issued and the cell data is read out of the sense amplifiers. The maximum time that each bank can be held in the active state is specified as tRAS (max). After this command is issued, Read or Write operation can be executed.

#### 7.2.2 Bank Precharge Command

$$(\overline{RAS} = "L", \overline{CAS} = "H", \overline{WE} = "L", BA0, BA1 = Bank, A10 = "L", A0 to A9, A11, A12 = Don't Care)$$

The Bank Precharge command percharges the bank designated by BA. The precharged bank is switched from the active state to the idle state.

#### 7.2.3 Precharge All Command

$$(\overline{RAS} = "L", \overline{CAS} = "H", \overline{WE} = "L", BA0, BA1 = Don't Care, A10 = "H", A0 to A9, A11, A12 = Don't Care)$$

The Precharge All command precharges all banks simultaneously. Then all banks are switched to the idle state.

#### 7.2.4 Write Command

The write command performs a Write operation to the bank designated by BA. The write data are latched at both edges of DQS. The length of the write data (Burst Length) and column access sequence (Addressing Mode) must be in the Mode Register at power-up prior to the Write operation.

### 7.2.5 Write with Auto-precharge Command

$$(\overline{RAS} = "H", \overline{CAS} = "L", \overline{WE} = "L", BA0, BA1 = Bank, A10 = "H", A0 to A8 = Column Address)$$

The Write with Auto-precharge command performs the Precharge operation automatically after the Write operation. This command must not be interrupted by any other commands.

#### 7.2.6 Read Command

The Read command performs a Read operation to the bank designated by BA. The read data are synchronized with both edges of DQS. The length of read data (Burst Length), Addressing Mode and CAS Latency (access time from  $\overline{\text{CAS}}$  command in a clock cycle) must be programmed in the Mode Register at power-up prior to the Read operation.

## 7.2.7 Read with Auto-precharge Command

The Read with Auto-precharge command automatically performs the Precharge operation after the Read operation.



1) READA ≥ tRAS (min) - (BL/2) x tCK

Internal precharge operation begins after BL/2 cycle from Read with Auto-precharge command.

2)  $tRCD(min) \leq READA < tRAS(min) - (BL/2) x tCK$ 

Data can be read with shortest latency, but the internal Precharge operation does not begin until after tras (min) has completed.

This command must not be interrupted by any other command.

## 7.2.8 Mode Register Set Command

$$(\overline{RAS} = "L", \overline{CAS} = "L", \overline{WE} = "L", BA0 = "L", BA1 = "L", A0 to A12 = Register Data)$$

The Mode Register Set command programs the values of CAS Latency, Addressing Mode, Burst Length and DLL reset in the Mode Register. The default values in the Mode Register after power-up are undefined, therefore this command must be issued during the power-up sequence. Also, this command can be issued while all banks are in the idle state. Refer to the table for specific codes.

## 7.2.9 Extended Mode Register Set Command

$$(\overline{RAS} = "L", \overline{CAS} = "L", \overline{WE} = "L", BA0 = "H", BA1 = "L", A0 to A12 = Register data)$$

The Extended Mode Register Set command can be implemented as needed for function extensions to the standard (SDR-SDRAM). These additional functions include DLL enable/disable, output drive strength selection. The default value of the extended mode register is not defined; therefore this command must be issued during the power-up sequence for enabling DLL. Refer to the table for specific codes.

#### 7.2.10 No-Operation Command

$$(\overline{RAS} = "H", \overline{CAS} = "H", \overline{WE} = "H")$$

The No-Operation command simply performs no operation (same command as Device Deselect).

### 7.2.11 Burst Read Stop Command

$$(\overline{RAS} = "H", \overline{CAS} = "H", \overline{WE} = "L")$$

The Burst stop command is used to stop the burst operation. This command is only valid during a Burst Read operation.

#### 7.2.12 Device Deselect Command

$$(\overline{CS} = "H")$$

The Device Deselect command disables the command decoder so that the  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$  and Address inputs are ignored. This command is similar to the No-Operation command.

### 7.2.13 Auto Refresh Command

$$(\overline{RAS} = "L", \overline{CAS} = "L", \overline{WE} = "H", CKE = "H", BA0, BA1, A0 to A12 = Don't Care)$$

AUTO REFRESH is used during normal operation of the DDR SDRAM and is analogous to CAS–BEFORE–RAS (CBR) refresh in previous DRAM types. This command is non persistent, so it must be issued each time a refresh is required.

The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during an AUTO REFRESH command. The DDR SDRAM requires AUTO



REFRESH cycles at an average periodic interval of tREFI (maximum). To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM, and the maximum absolute interval between any AUTO REFRESH command and the next AUTO REFRESH command is 8 \* trefi.

#### 7.2.14 Self Refresh Entry Command

$$(\overline{RAS} = "L", \overline{CAS} = "L", \overline{WE} = "H", CKE = "L", BA0, BA1, A0 to A12 = Don't Care)$$

The SELF REFRESH command can be used to retain data in the DDR SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the DDR SDRAM retains data without external clocking. The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW). The DLL is automatically disabled upon entering SELF REFRESH, and is automatically enabled upon exiting SELF REFRESH. Any time the DLL is enabled a DLL Reset must follow and 200 clock cycles should occur before a READ command can be issued. Input signals except CKE are "Don't Care" during SELF REFRESH. Since CKE is a SSTL 2 input, VREF must be maintained during SELF REFRESH.

### 7.2.15 Self Refresh Exit Command

(CKE = "H", 
$$\overline{CS}$$
 = "H" or CKE = "H",  $\overline{RAS}$  = "H",  $\overline{CAS}$  = "H")

The procedure for exiting self refresh requires a sequence of commands. First, CLK must be stable prior to CKE going back HIGH. Once CKE is HIGH, the DDR SDRAM must have NOP commands issued for txsnr because time is required for the completion of any internal refresh in progress. A simple algorithm for meeting both refresh and DLL requirements is to apply NOPs for 200 clock cycles before applying any other command.

The use of SELF REFREH mode introduces the possibility that an internally timed event can be missed when CKE is raised for exit from self refresh mode. Upon exit from SELF REFRESH an extra auto refresh command is recommended.

#### 7.2.16 Data Write Enable /Disable Command

(DM = "L/H" or LDM, UDM = "L/H")

During a Write cycle, the DM or LDM, UDM signal functions as Data Mask and can control every word of the input data. The LDM signal controls DQ0 to DQ7 and UDM signal controls DQ8 to DQ15.

# 7.3 Read Operation

Issuing the Bank Activate command to the idle bank puts it into the active state. When the Read command is issued after tRCD from the Bank Activate command, the data is read out sequentially, synchronized with both edges of DQS (Burst Read operation). The initial read data becomes available after CAS Latency from the issuing of the Read command. The CAS Latency must be set in the Mode Register at power-up.

When the Precharge Operation is performed on a bank during a Burst Read and operation, the Burst operation is terminated.

When the Read with Auto-precharge command is issued, the Precharge operation is performed automatically after the Read cycle then the bank is switched to the idle state. This command cannot be interrupted by any other commands. Refer to the diagrams for Read operation.



## 7.4 Write Operation

Issuing the Write command after tRCD from the bank activate command. The input data is latched sequentially, synchronizing with both edges(rising & falling) of DQS after the Write command (Burst write operation). The burst length of the Write data (Burst Length) and Addressing Mode must be set in the Mode Register at power-up.

When the Precharge operation is performed in a bank during a Burst Write operation, the Burst operation is terminated.

When the Write with Auto-precharge command is issued, the Precharge operation is performed automatically after the Write cycle, then the bank is switched to the idle state, The Write with Auto-precharge command cannot be interrupted by any other command for the entire burst data duration.

Refer to the diagrams for Write operation.

## 7.5 Precharge

There are two Commands, which perform the precharge operation (Bank Precharge and Precharge All). When the Bank Precharge command is issued to the active bank, the bank is precharged and then switched to the idle state. The Bank Precharge command can precharge one bank independently of the other bank and hold the unprecharged bank in the active state. The maximum time each bank can be held in the active state is specified as tRAS (max). Therefore, each bank must be precharged within tRAS(max) from the bank activate command.

The Precharge All command can be used to precharge all banks simultaneously. Even if banks are not in the active state, the Precharge All command can still be issued. In this case, the Precharge operation is performed only for the active bank and the precharge bank is then switched to the idle state.

#### 7.6 Burst Termination

When the Precharge command is used for a bank in a Burst cycle, the Burst operation is terminated. When Burst Read cycle is interrupted by the Precharge command, read operation is disabled after clock cycle of (CAS Latency) from the Precharge command. When the Burst Write cycle is interrupted by the Precharge command, the input circuit is reset at the same clock cycle at which the precharge command is issued. In this case, the DM signal must be asserted "high" during twR to prevent writing the invalided data to the cell array.

When the Burst Read Stop command is issued for the bank in a Burst Read cycle, the Burst Read operation is terminated. The Burst read Stop command is not supported during a write burst operation. Refer to the diagrams for Burst termination.

#### 7.7 Refresh Operation

Two types of Refresh operation can be performed on the device: Auto Refresh and Self Refresh. By repeating the Auto Refresh cycle, each bank in turn refreshed automatically. The Refresh operation must be performed 8192 times (rows) within 64mS. The period between the Auto Refresh command and the next command is specified by tRFC.

Self Refresh mode enters issuing the Self Refresh command (CKE asserted "low") while all banks are in the idle state. The device is in Self Refresh mode for as long as CKE held "low". In the case of distributed Auto Refresh commands, distributed auto refresh commands must be issued every 7.8  $\mu$ S and the last distributed Auto Refresh commands must be performed within 7.8  $\mu$ S before entering the self refresh mode. After exiting from the Self Refresh mode, the refresh operation must be performed within 7.8  $\mu$ S. In Self Refresh mode, all input/output buffers are disabled,



resulting in lower power dissipation (except CKE buffer). Refer to the diagrams for Refresh operation.

### 7.8 Power Down Mode

Two types of Power Down Mode can be performed on the device: Active Standby Power Down Mode and Precharge Standby Power Down Mode.

When the device enters the Power Down Mode, all input/output buffers and DLL are disabled resulting in low power dissipation (except CKE buffer).

Power Down Mode enter asserting CKE "low" while the device is not running a burst cycle. Taking CKE "high" can exit this mode. When CKE goes high, a No operation command must be input at next CLK rising edge. Refer to the diagrams for Power Down Mode.

## 7.9 Input Clock Frequency Change during Precharge Power Down Mode

DDR SDRAM input clock frequency can be changed under following condition:

DDR SDRAM must be in precharged power down mode with CKE at logic LOW level. After a minimum of 2 clocks after CKE goes LOW, the clock frequency may change to any frequency between minimum and maximum operating frequency specified for the particular speed grade. During an input clock frequency change, CKE must be held LOW. Once the input clock frequency is changed, a stable clock must be provided to DRAM before precharge power down mode may be exited. The DLL must be RESET via EMRS after precharge power down exit. An additional MRS command may need to be issued to appropriately set CL etc. After the DLL relock time, the DRAM is ready to operate with new clock frequency.

# 7.10 Mode Register Operation

The mode register is programmed by the Mode Register Set command (MRS/EMRS) when all banks are in the idle state. The data to be set in the Mode Register is transferred using the A0 to A12 and BA0, BA1 address inputs.

The Mode Register designates the operation mode for the read or write cycle. The register is divided into five filed: (1) Burst Length field to set the length of burst data (2) Addressing Mode selected bit to designate the column access sequence in a Burst cycle (3) CAS Latency field to set the assess time in clock cycle (4) DLL reset field to reset the DLL (5) Regular/Extended Mode Register filed to select a type of MRS (Regular/Extended MRS). EMRS cycle can be implemented the extended function (DLL enable/Disable mode).

The initial value of the Mode Register (including EMRS) after power up is undefined; therefore the Mode Register Set command must be issued before power operation.

### 7.10.1 Burst Length field (A2 to A0)

This field specifies the data length for column access using the A2 to A0 pins and sets the Burst Length to be 2, 4, and 8 words.

A2	A1	A0	BURST LENGTH
0	0	0	Reserved
0	0	1	2 words
0	1	0	4 words
0	1	1	8 words
1	х	Х	Reserved



## 7.10.2 Addressing Mode Select (A3)

The Addressing Mode can be one of two modes; Interleave mode or Sequential Mode, When the A3 bit is "0", Sequential mode is selected. When the A3 bit is "1", Interleave mode is selected. Both addressing Mode support burst length 2, 4, and 8 words.

А3	ADDRESSING MODE
0	Sequential
1	Interleave

## 7.10.2.1. Addressing Sequence of Sequential Mode

A column access is performed by incrementing the column address input to the device. The address is varied by the Burst Length as the following.

### **Addressing Sequence of Sequential Mode**

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	n	2 words (address bits is A0)
Data 1	n + 1	not carried from A0 to A1
Data 2	n + 2	4 words (address bit A0, A1)
Data 3	n + 3	Not carried from A1 to A2
Data 4	n + 4	
Data 5	n + 5	8 words (address bits A2, A1 and A0)
Data 6	n + 6	Not carried from A2 to A3
Data 7	n + 7	$\mathcal{V}$

# 7.10.2.2. Addressing Sequence for Interleave Mode

A Column access is started from the inputted column address and is performed by interleaving the address bits in the sequence shown as the following.

### **Addressing Sequence of Interleave Mode**

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	A8 A7 A6 A5 A4 A3 A2 A1 A0	2 words
Data 1	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 2	A8 A7 A6 A5 A4 A3 A2 A1 A0	4 words
Data 3	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 4	A8 A7 A6 A5 A4 A3 A2 A1 A0	8 words
Data 5	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 6	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 7	A8 A7 A6 A5 A4 A3 A2 A1 A0	$\mathcal{V}$



# 7.10.3 CAS Latency field (A6 to A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first data read. The minimum values of CAS Latency depend on the frequency of CLK.

A6	A5	A4	CAS LATENCY	
0	0	0	Reserved	
0	0	1	Reserved	
0	1	0	2	
0	1	1	3	
1	0	0	Reserved	
1	0	1	Reserved	
1	1	0	2.5	
1	1	1	Reserved	

## 7.10.4 DLL Reset bit (A8)

This bit is used to reset DLL. When the A8 bit is "1", DLL is reset.

### 7.10.5 Mode Register /Extended Mode register change bits (BA0, BA1)

These bits are used to select MRS/EMRS.

BA1	BA0	A12-A0
0	0	Regular MRS Cycle
0	1	Extended MRS Cycle
1	х	Reserved

### 7.10.6 Extended Mode Register field

1) DLL Switch field (A0)

This bit is used to select DLL enable or disable

Α0	DLL
0	Enable
1	Disable

# 2) Output Driver Size Control field (A1)

This bit is used to select Output Driver Size, both Full strength and Half strength are based on JEDEC standard.

A1	OUTPUT DRIVER
0	Full Strength
1	Half Strength

## 7.10.7 Reserved field

• Test mode entry bit (A7)

This bit is used to enter Test mode and must be set to "0" for normal operation.

Reserved bits (A9, A10, A11, A12)

These bits are reserved for future operations. They must be set to "0" for normal operation.

- 16 -



## 8. OPERATION MODE

The following table shows the operation commands.

# 8.1 Simplified Truth Table

SYM.	COMMAND	DEVICE STATE	CKEn-1	CKEn	DM <sup>(4)</sup>	BA0, BA1	A10	A12, A11, A9-A0	cs	RAS	CAS	WE
ACT	Bank Active	Idle <sup>(3)</sup>	Н	Х	Х	V	V	V	L	L	Н	Н
PRE	Bank Precharge	Any <sup>(3)</sup>	Н	Х	Х	V	L	Х	L	L	Н	L
PREA	Precharge All	Any	Н	Х	Х	Х	Н	Х	L	L	Н	L
WRIT	Write	Active <sup>(3)</sup>	Н	Х	Х	V	L	V	L	Н	L	L
WRITA	Write with Auto- precharge	Active <sup>(3)</sup>	Н	Х	Х	V	Н	V	L	Н	L	L
READ	Read	Active <sup>(3)</sup>	Н	Х	Х	V	L	V	L	Н	L	Н
READA	Read with Auto- precharge	Active <sup>(3)</sup>	Н	Х	Х	V	Н	V	L	Н	L	Н
MRS	Mode Register Set	Idle	Н	Х	Х	L, L	С	С	L	L	L	L
EMRS	Extended Mode Register Set	Idle	Н	Х	Х	H, L	٧	V	L	L	L	L
NOP	No Operation	Any	Н	Х	Х	Х	Х	Х	L	Н	Н	Н
BST	Burst Read Stop	Active	Н	Х	Х	Х	Х	Х	L	Н	Н	L
DSL	Device Deselect	Any	Н	Х	Х	Х	Х	Х	Н	Х	Х	Х
AREF	Auto Refresh	Idle	Н	Н	Х	Х	Х	Х	L	L	L	Н
SELF	Self Refresh Entry	Idle	Н	L	Х	Х	Х	Х	L	L	L	Н
SELEX	Self Refresh Exit	Idle (Self	L	Н	Х	Х	Х	Х	Н	Х	Х	Х
SLLLX	Sell Reliesh Exit	Refresh)	_		^	^	^	^	L	Н	Н	Х
PD	Power Down	Idle/	Н	L	Х	Х	Х	Х	Н	Х	Х	Х
FD	Mode Entry	Active <sup>(5)</sup>	- 11	ı	^	^	^	^	L	Н	Н	Х
PDEX	Power Down	Any (Power	L	Н	Х	Х	Х	Х	Н	Х	Х	Х
I DLA	Mode Exit	Down)						_ ^	L	Н	Н	Х
WDE	Data Write Enable	Active	Н	Х	L	Х	Х	Х	Х	Х	Х	Х
WDD	Data Write Disable	Active	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х

#### Notes:

- 1. V = Valid X = Don't Care L = Low level H = High level
- 2. CKEn signal is input level when commands are issued.
- CKEn-1 signal is input level one clock cycle before the commands are issued.
- 3. These are state designated by the BA0, BA1 signals.
- 4. LDM, UDM (W9425G6EH).
- 5. Power Down Mode can not entry in the burst cycle.



# 8.2 Function Truth Table

(Note 1)

CURRENT STATE	cs	RAS	CAS	WE	ADDRESS	COMMAND	ACTION	NOTES
	Н	Х	Χ	Х	Х	DSL	NOP	
	L	Н	Н	Х	X	NOP/BST	NOP	
	L	Н	L	Η	BA, CA, A10	READ/READA	ILLEGAL	3
Idle	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
iuic	L	L	Н	Η	BA, RA	ACT	Row activating	
	L	L	Н	L	BA, A10	PRE/PREA	NOP	
	L	L	L	Ι	X	AREF/SELF	Refresh or Self refresh	2
	L	L	L	L	Op-Code	MRS/EMRS	Mode register accessing	2
	Н	Х	Χ	Х	Х	DSL	NOP	
	L	Н	Н	Х	Х	NOP/BST	NOP	
	L	Н	Г	Н	BA, CA, A10	READ/READA	Begin read: Determine AP	4
Row Active	L	Н	٦	L	BA, CA, A10	WRIT/WRITA	Begin write: Determine AP	4
NOW ACTIVE	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	Precharge	5
	L	L	٦	Н	Х	AREF/SELF	ILLEGAL	
	L	L	Г	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Χ	Х	Х	DSL	Continue burst to end	
	L	Н	Н	Н	Х	NOP	Continue burst to end	
	L	Н	Н	L	Х	BST	Burst stop	
	L	Н	L	Н	BA, CA, A10	READ/READA	Term burst, new read: Determine AP	6
Read	L	Н	٦	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	Term burst, precharging	
	L	L	L	Ι	X	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Χ	Х	Х	DSL	Continue burst to end	
	L	Н	Н	Н	Х	NOP	Continue burst to end	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Τ	BA, CA, A10	READ/READA	Term burst, start read: Determine AP	6, 7
Write	L	Н	L	L	BA, CA, A10	WRIT/WRITA	Term burst, start read: Determine AP	6
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	Term burst, precharging	8
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	



Function Truth Table, continued

CURRENT STATE	cs	RAS	CAS	WE	ADDRESS	COMMAND	ACTION	NOTES
	Н	Х	Х	Х	Х	DSL	Continue burst to end	
	L	Н	Н	Н	Х	NOP	Continue burst to end	
	L	Н	Н	L	Х	BST	ILLEGAL	
Read with	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	
Auto-	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
precharge	L	L	Н	Η	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL	
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Χ	Х	Х	DSL	Continue burst to end	
	L	Н	Н	Н	Х	NOP	Continue burst to end	
	L	Н	Н	L	Х	BST	ILLEGAL	
Write with	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	
Auto-	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	
precharge	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL	3
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Χ	Х	Х	DSL	NOP-> Idle after trp	
	L	Н	Н	Н	Х	NOP	NOP-> Idle after trp	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	3
Precharging	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	Idle after tRP	
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Χ	Х	Х	DSL	NOP-> Row active after tRCD	
	L	Н	Н	Н	Х	NOP	NOP-> Row active after tRCD	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	3
Row Activating	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL	3
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	

# see winbond eeses

Function Truth Table, continued

CURRENT STATE	cs	RAS	CAS	WE	ADDRESS	COMMAND	ACTION	NOTES
	Н	Х	Х	Х	X	DSL	NOP->Row active after twn	
	L	Н	Н	Н	Х	NOP	NOP->Row active after twn	
	L	Н	Н	L	Х	BST	ILLEGAL	
Write	L	Н	L	Η	BA, CA, A10	READ/READA	ILLEGAL	3
Recovering	L	Н	L	Ы	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
recovering	L	L	Н	Ι	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL	3
	L	L	Г	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Χ	Χ	Х	DSL	NOP->Enter precharge after twn	
	L	Н	Н	Н	Х	NOP	NOP->Enter precharge after twR	
	L	Н	Н	L	Х	BST	ILLEGAL	
Write	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	3
Recovering with Auto-	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
precharge	L	L	Н	Ι	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL	3
	L	L	L	Η	X	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Χ	Х	Х	DSL	NOP->Idle after tRC	
	L	Н	Н	Н	Х	NOP	NOP->Idle after tRC	
Refreshing	L	Н	Н	L	X	BST	ILLEGAL	
rtenesiing	L	Н	L	Η	X	READ/WRIT	ILLEGAL	
	L	L	Н	Χ	X	ACT/PRE/PREA	ILLEGAL	
	L	L	L	Χ	X	AREF/SELF/MRS/EMRS	ILLEGAL	
	Н	Х	Χ	Χ	Х	DSL	NOP->Row after tmRD	
	L	Н	Н	Н	Х	NOP	NOP->Row after tmRD	
Mode Register	L	Н	Н	L	X	BST	ILLEGAL	
Accessing	L	Н	L	Х	X	READ/WRIT	ILLEGAL	
	L	L	Х	Х	Х	ACT/PRE/PREA/ARE F/SELF/MRS/EMRS	ILLEGAL	

#### Notes:

- 1. All entries assume that CKE was active (High level) during the preceding clock cycle and the current clock cycle.
- 2. Illegal if any bank is not idle.
- 3. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
- 4. Illegal if tRCD is not satisfied.
- 5. Illegal if tras is not satisfied.
- 6. Must satisfy burst interrupt condition.
- 7. Must avoid bus contention, bus turn around, and/or satisfy write recovery requirements.
- 8. Must mask preceding data which don't satisfy twn

Remark: H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data



# 8.3 Function Truth Table for CKE

CURRENT	CK	Œ	cs	RAS	CAS	WE	ADDRESS	ACTION	NOTES
STATE	n-1	n	CS	KAS	CAS	VV E	ADDICESS	Action	NOTES
	Н	Х	Х	Х	Х	Х	Х	INVALID	
	L	Н	Н	Х	Х	Х	Х	Exit Self Refresh->Idle after txsnR	
Self Refresh	L	Н	L	Н	Н	Х	Х	Exit Self Refresh -> Idle after txsnR	
Sell Kellesii	L	Н	L	Н	L	Х	Х	ILLEGAL	
	L	Н	L	L	Х	Х	Х	ILLEGAL	
	L	L	Х	Х	Х	Х	Х	Maintain Self Refresh	
	Н	Х	Х	Х	Х	Х	Х	INVALID	
Power Down	L	Н	Х	Х	Х	Х	Х	Exit Power down->Idle after tis	
	L	L	Х	Х	Х	Х	Х	Maintain power down mode	
	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table	
	Н	L	Н	Х	Х	Х	Х	Enter Power down	2
	Н	L	L	Н	Н	Х	Х	Enter Power down	2
All banks Idle	Н	L	L	L	L	Н	Х	Self Refresh	1
	Н	L	L	Н	L	Х	Х	ILLEGAL	
	Н	L	L	L	Х	Х	Х	ILLEGAL	
	L	Х	Х	Х	Х	Х	Х	Power down	
	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table	
	Н	L	Н	Х	Х	Х	Х	Enter Power down	3
	Н	L	L	Н	Н	Х	Х	Enter Power down	3
Row Active	Н	L	L	L	L	Н	Х	ILLEGAL	
	Н	L	L	Н	L	Х	Х	ILLEGAL	
	Н	L	L	L	Х	Х	Х	ILLEGAL	
	L	Х	Х	Х	Х	Х	Х	Power down	
Any State Other Than Listed Above	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table	


#### Notes:

- 1. Self refresh can enter only from the all banks idle state.
- 2. Power Down occurs when all banks are idle; this mode is referred to as precharge power down.
- 3. Power Down occurs when there is a row active in any bank; this mode is referred to as active power down.

Remark: H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data



# 8.4 Simplified Stated Diagram





## 9. ELECTRICAL CHARACTERISTICS

# 9.1 Absolute Maximum Ratings

PARAMETER	SYMBOL	RATING	UNIT
Input/Output Voltage	Vin, Vout	-0.3 ~ VDDQ + 0.3	V
Power Supply Voltage	Vdd, Vddq	-0.3 ~ 3.6	V
Operating Temperature	Topr	0 ~ 70	°C
Storage Temperature	Tstg	-55 ~ 150	°C
Soldering Temperature (10s)	Tsolder	260	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	Іоит	50	mA

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# 9.2 Recommended DC Operating Conditions

 $(TA = 0 \text{ to } 70 \circ C)$ 

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
VDD	Power Supply Voltage (for -5/-6/-75)	2.3	2.5	2.7	V	2
VDD	Power Supply Voltage (for -4)	2.5	2.6	2.7	V	2
VDDQ	I/O Buffer Supply Voltage (for -5/-6/-75)	2.3	2.5	2.7	V	2
VDDQ	I/O Buffer Supply Voltage (for -4)	2.5	2.6	2.7	V	2
VREF	Input reference Voltage	0.49 x VDDQ	0.50 x VDDQ	0.51 x VDDQ	V	2, 3
VTT	Termination Voltage (System)	VREF - 0.04	VREF	VREF + 0.04	V	2, 8
VIH (DC)	Input High Voltage (DC)	VREF + 0.15	-	VDDQ + 0.3	V	2
VIL (DC)	Input Low Voltage (DC)	-0.3	-	VREF - 0.15	V	2
VICK (DC)	Differential Clock DC Input Voltage	-0.3	-	VDDQ + 0.3	V	15
VID (DC)	Input Differential Voltage. CLK and CLK inputs (DC)	0.36	-	VDDQ + 0.6	V	13, 15
VIH (AC)	Input High Voltage (AC)	VREF + 0.31	-	-	V	2
VIL (AC)	Input Low Voltage (AC)	-	-	VREF - 0.31	V	2
VID (AC)	Input Differential Voltage. CLK and CLK inputs (AC)	0.7	-	VDDQ + 0.6	V	13, 15
VX (AC)	Differential AC input Cross Point Voltage	VDDQ/2 - 0.2	-	VDDQ/2 + 0.2	V	12, 15
VISO (AC)	Differential Clock AC Middle Point	VDDQ/2 - 0.2	-	VDDQ/2 + 0.2	V	14, 15

Notes: Undershoot Limit: V<sub>I</sub>L (min) = -1.5V with a pulse width ≤ 5 nS

Overshoot Limit: VIH (max) = VDDQ +1.5V with a pulse width  $\leq$  5 nS

 $V_{IH\ (DC)}$  and  $V_{IL\ (DC)}$  are levels to maintain the current logic state.

 $V{\mbox{\scriptsize IH}}\mbox{\ (AC)}$  and  $V{\mbox{\scriptsize IL}}\mbox{\ (AC)}$  are levels to change to the new logic state.



# 9.3 Capacitance

 $(VDD = VDDQ = 2.5V \pm 0.2V, f = 1 MHz, TA = 25 °C, VOUT (DC) = VDDQ/2, VOUT (Peak to Peak) = 0.2V)$ 

SYMBOL	PARAMETER	MIN.	MAX.	DELTA (MAX.)	UNIT
CIN	Input Capacitance (except for CLK pins)	2.0	3.0	0.5	pF
Cclk	Input Capacitance (CLK pins)	2.0	3.0	0.25	pF
CI/O	DQ, DQS, DM Capacitance	4.0	5.0	0.5	pF
CNC	NC Pin Capacitance	-	1.5	-	pF

Notes: These parameters are periodically sampled and not 100% tested.

The NC pins have additional capacitance for adjustment of the adjacent pin capacitance.

# 9.4 Leakage and Output Buffer Characteristics

SYMBOL	PARAMETER		MIN.	MAX.	UNIT	NOTES
lı (L)	Input Leakage Current  (0V ≤ VIN ≤ VDDQ, All other pins not und	-2	2	μA		
lo (L)	Output Leakage Current  (Output disabled, 0V ≤ VOUT ≤ VDDQ)	Current			μΑ	
Vон	Output High Voltage (under AC test load condition)		VTT +0.76	-	V	
Vol	Output Low Voltage (under AC test load condition)	Full Strength	-	VTT -0.76	V	
IOH (DC)	Output Minimum Source DC Current		-15.2	-	mA	4, 6
IOL (DC)	Output Minimum Sink DC Current		15.2	-	mA	4, 6
IOH (DC)	Output Minimum Source DC Current	Half	-10.4	-	mA	5
IOL (DC)	Output Minimum Sink DC Current	Strength	10.4	-	mA	5



# 9.5 DC Characteristics

SYM.	PARAMETER		ı	ΛΑΧ.		UNIT	NOTES
STW.	FARAIVIETER	-4	-5	-6	-75	ONIT	NOTES
IDD0	Operating current: One Bank Active-Precharge; tRC = tRC min; tCK = tCK min; DQ, DM and DQS inputs changing twice per clock cycle; Address and control inputs changing once per clock cycle	110	110	110	110		7
IDD1	Operating current: One Bank Active-Read-Precharge; Burst = 2; tRc = tRc min; CL = 3; tCK = tCK min; IOUT = 0 mA; Address and control inputs changing once per clock cycle.	150	150	150	150		7, 9
IDD2P	Precharge Power Down standby current: All Banks Idle; Power down mode; CKE ≤ VIL max; tcκ = tcκ min; Vin = VREF for DQ, DQS and DM	20	20	20	20		
IDD2F	Idle floating standby current: CS ≥ VIH min; All Banks Idle; CKE ≥ VIH min; Address and other control inputs changing once per clock cycle; Vin = Vref for DQ, DQS and DM	45	45	45	40		7
IDD2N	Idle standby current: $\overline{\text{CS}} \geq \text{VIH min}$ ; All Banks Idle; CKE $\geq$ VIH min; tck = tck min; Address and other control inputs changing once per clock cycle; Vin $\geq$ VIH min or Vin $\leq$ VIL max for DQ, DQS and DM	45	45	45	40		7
IDD2Q	Idle quiet standby current: CS ≥ VIH min; All Banks Idle; CKE ≥ VIH min; tck = tck min; Address and other control inputs stable; Vin ≥ VREF for DQ, DQS and DM	40	40	40	35	mA	7
IDD3P	Active Power Down standby current: One Bank Active; Power down mode; CKE ≤ VIL max; tcκ = tcκ min	20	20	20	20		
IDD3N	Active standby current:	70	70	70	65		7
IDD4R	Operating current: Burst = 2; Reads; Continuous burst; One Bank Active; Address and control inputs changing once per clock cycle; CL=3; tck = tck min; lout = 0mA	210	180	170	160		7, 9
IDD4W	Operating current: Burst = 2; Write; Continuous burst; One Bank Active; Address and control inputs changing once per clock cycle; CL = 3; tck = tck min; DQ, DM and DQS inputs changing twice per clock cycle	210	180	170	160		7
IDD5	Auto Refresh current: trc = trfc min	190	190	190	190		7
IDD6	Self Refresh current: CKE ≤ 0.2V	3	3	3	3		
ldd7	Random Read current: 4 Banks Active Read with activate every 20nS, Auto-precharge Read every 20 nS; Burst = 4; trcd = 3; lout = 0mA; DQ, DM and DQS inputs changing twice per clock cycle; Address changing once per clock cycle	300	300	300	300		



# 9.6 AC Characteristics and Operating Condition

SYM.	DADAMETER		-	4		5	LINUT	NOTES
STIVI.	PARAMETER		MIN.	MAX.	MIN.	MAX.	UNIT	NOTES
trc	Active to Ref/Active Command Period		52		55			
trfc	Ref to Ref/Active Command Period		60		70			
tras	Active to Precharge Command Period		36	70000	40	70000	nS	
trcd	Active to Read/Write Command Delay Tim	ie	16		15			
trap	Active to Read with Auto-precharge Enabl		16		15			
tccp	Read/Write(a) to Read/Write(b) Command		1		1		tcĸ	
trp	Precharge to Active Command Period		16		15			
trrd	Active(a) to Active(b) Command Period		8		10			
twr	Write Recovery Time		15		15			
tDAL	Auto-precharge Write Recovery + Prechar	ge Time						18
	The production of the produc	2			7.5	12		
tcĸ	ELK Cycle Time 2.5				6	12	nS	
ick	OLIV Cycle Time						110	
		3	4	10	5	12		
tac	Data Access Time from CLK, CLK		-0.7	0.7	-0.7	0.7		16
<b>t</b> DQSCK	DQS Output Access Time from CLK, CLk	(	-0.6	0.6	-0.6	0.6		
togsq	Data Strobe Edge to Output Data Edge Sk	ew		0.45		0.4		
tсн	CLk High Level Width		0.45	0.55	0.45	0.55	40.4	4.4
tcL	CLK Low Level Width		0.45	0.55	0.45	0.55	tcĸ	11
tHP	CLK Half Period (minimum of actual tcн, to	CL)	min		Min,			
	,		(tcl,tch)		(tcl,tch)		nS	
tqн	DQ Output Data Hold Time from DQS		-0.5		-0.5			
trpre	DQS Read Preamble Time		0.9	1.1	0.9	1.1	tcĸ	11
<b>t</b> RPST	DQS Read Postamble Time		0.4	0.6	0.4	0.6	ick	' '
tos	DQ and DM Setup Time		0.4		0.4			
tDН	DQ and DM Hold Time		0.4		0.4		nS	
tDIPW	DQ and DM Input Pulse Width (for each in	put)	1.75		1.75			
tDQSH	DQS Input High Pulse Width		0.35		0.35			
tDQSL	DQS Input Low Pulse Width		0.35		0.35		tcĸ	11
toss	DQS Falling Edge to CLK Setup Time		0.2		0.2		ICK	''
tosh	DQS Falling Edge Hold Time from CLK		0.2		0.2			
twpres	Clock to DQS Write Preamble Set-up Time	<del></del>	0		0		nS	
twpre	DQS Write Preamble Time		0.25		0.25			
twpst	DQS Write Postamble Time		0.4	0.6	0.4	0.6	tcĸ	11
togss	Write Command to First DQS Latching Tra	nsition	0.85	1.15	0.72	1.25		
tıs	Input Setup Time (fast slew rate)		0.6		0.6			19, 21-2
tıн	Input Hold Time (fast slew rate)		0.6		0.6			19, 21-2
tıs	Input Setup Time (slow slew rate)		0.7		0.7			20-23
tıн	Input Hold Time (slow slew rate)		0.7		0.7			20-23
tıpw	Control & Address Input Pulse Width (for e	each innut)	2.2		2.2		nS	23 23
tHZ	Data-out High-impedance Time from CLK,		-0.7	0.7	-0.7	0.7		
tLZ	Data-out Low-impedance Time from CLK,		-0.7	0.7	-0.7	0.7		
tT(SS)	SSTL Input Transition	<u> </u>	0.5	1.5	0.5	1.5		
twrr	Internal Write to Read Command Delay		1		2		tcĸ	1
txsnr	Exit Self Refresh to non-Read Command		72		75		nS	1
txsrd	Exit Self Refresh to Read Command		200		200		tck	1
trefi	Refresh Time (8k/64mS)			7.8		7.8	μS	17
tMRD	Mode Register Set Cycle Time		8	7.0	10	7.0	ηS	111




#### Continued

SYM.	PARAMETER		-6		-75		UNIT	NOTES
STIVI.			MIN.	MAX.	MIN.	MAX.	UNII	NOTES
trc	Active to Ref/Active Command Period		60		67.5			
trfc	Ref to Ref/Active Command Period		72		75			
tras	Active to Precharge Command Period Active to Read/Write Command Delay Time		42	100000	45	100000	nS	
trcd			18		20			
trap	Active to Read with Auto-precharge Enable		15		15			
tccp	Read/Write(a) to Read/Write(b) Command	Period	1		1		tcĸ	
trp	Precharge to Active Command Period		18		20			
trrd	Active(a) to Active(b) Command Period		12		15			
twr	Write Recovery Time		15		15			
tdal	Auto-precharge Write Recovery + Prechar	ge Time						18
	, , , , , , , , , , , , , , , , , , ,	2	7.5	12	7.5	12	nS	
tcĸ	CLK Cycle Time	2.5	6	12	7.5	12		
		3	6	12	7.5	12		
tac	Data Access Time from CLK, CLK		-0.7	0.7	-0.75	0.75		
		_						16
<b>t</b> DQSCK	DQS Output Access Time from CLK, CLK		-0.6	0.6	-0.75	0.75		
toqsq	Data Strobe Edge to Output Data Edge Sk	ew		0.45		0.5		
tсн	CLk High Level Width		0.45	0.55	0.45	0.55	tox	11
tcL	CLK Low Level Width		0.45	0.55	0.45	0.55	tck	
tHP	CLK Half Period (minimum of actual tcн, to	u )	min		Min,			
INP	CERTIAN Feriod (Infilliment of actual ten, te	·L)	(tcl,tch)		(tcl,tch)		nS	
tqн	DQ Output Data Hold Time from DQS		thp		tHP		113	
topor	DQS Read Preamble Time		-0.55 0.9	1.1	-0.75 0.9	1 1		
tRPRE	DQS Read Preamble Time  DQS Read Postamble Time		0.9	0.6	0.9	1.1 0.6	tcĸ	11
trpst tds	DQ and DM Setup Time		0.45	0.0	0.4	0.0		
tDH	DQ and DM Hold Time		0.45		0.5		nS	
tDIPW	DQ and DM Input Pulse Width (for each in	nut)	1.75		1.75		110	
tDQSH	DQS Input High Pulse Width	put)	0.35		0.35			
tDQSL	DQS Input Low Pulse Width		0.35		0.35			
toss	DQS Falling Edge to CLK Setup Time		0.2		0.33		tcĸ	11
tDSH	DQS Falling Edge Hold Time from CLK		0.2		0.2			
twpres	Clock to DQS Write Preamble Set-up Time	,	0.2		0.2		nS	
twpre	DQS Write Preamble Time	•	0.25		0.25		110	
twpst	DQS Write Postamble Time		0.23	0.6	0.4		tcĸ	11
tDQSS	Write Command to First DQS Latching Tra	nsition	0.75	1.25	0.75	1.25	ιck	
tis	Input Setup Time (fast slew rate)	inottion	0.75	1.20	0.9	1.20		19, 21-23
tıн	Input Hold Time (fast slew rate)		0.75		0.9			19, 21-23
tıs	Input Setup Time (slow slew rate)		0.8		1.0		nS	20-23
tıн	Input Hold Time (slow slew rate)		0.8		1.0			20-23
tipw	Control & Address Input Pulse Width (for e	ach innut)	2.2		2.2			20-20
tHZ	Data-out High-impedance Time from CLK,		-0.7	0.7	-0.75	0.75		
tLZ	Data-out Low-impedance Time from CLK,		-0.7	0.7	-0.75	0.75		
	SSTL Input Transition	OLIN	0.5	1.5	0.5	1.5	1	
tr(SS)	Internal Write to Read Command Delay		1	1.0	1	1.0	tok	
twens	Exit Self Refresh to non-Read Command		72		75		tck nS	
txsnr	Exit Self Refresh to Read Command						nS tox	<del>                                     </del>
txsrd			200	7.0	200	7.0	tck	17
trefi	Refresh Time (8k/64mS)		10	7.8	15	7.8	μS	17
tmrd	Mode Register Set Cycle Time		12	I	15		nS	1



## 9.7 AC Test Conditions

PARAMETER	SYMBOL	VALUE	UNIT
Input High Voltage (AC)	VIH	VREF + 0.31	V
Input Low Voltage (AC)	VIL	VREF - 0.31	V
Input Reference Voltage	VREF	0.5 x VDDQ	V
Termination Voltage	VTT	0.5 x VDDQ	V
Differential Clock Input Reference Voltage	VR	Vx (AC)	V
Input Difference Voltage. CLK and CLK Inputs (AC)	VID (AC)	1.5	V
Output Timing Measurement Reference Voltage	Votr	0.5 x VDDQ	V




## Notes:

- (1) Conditions outside the limits listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- (2) All voltages are referenced to Vss, Vssq.( 2.6V±0.1V for DDR500)
- (3) Peak to peak AC noise on VREF may not exceed ±2% VREF(DC).
- (4) VOH = 1.95V, VOL = 0.35V
- (5) VOH = 1.9V, VOL = 0.4V
- (6) The values of IoH(DC) is based on VDDQ = 2.3V and VTT = 1.19V. The values of IoL(DC) is based on VDDQ = 2.3V and VTT = 1.11V.
- (7) These parameters depend on the cycle rate and these values are measured at a cycle rate with the minimum values of tck and tRC.
- (8) VTT is not applied directly to the device. VTT is a system supply for signal termination resistors is expected to be set equal to VREF and must track variations in the DC level of VREF.
- (9) These parameters depend on the output loading. Specified values are obtained with the output open.
- (10) Transition times are measured between VIH min(AC) and VIL max(AC). Transition (rise and fall) of input signals have a fixed slope.

- 28 -



- (11) IF the result of nominal calculation with regard to tck contains more than one decimal place, the result is rounded up to the nearest decimal place.
  - (i.e., TDQSS =  $0.75 \times \text{tcK}$ , tcK = 7.5 nS,  $0.75 \times 7.5 \text{ nS}$  = 5.625 nS is rounded up to 5.6 nS.)
- (12) Vx is the differential clock cross point voltage where input timing measurement is referenced.
- (13) VID is magnitude of the difference between CLK input level and CLK input level.
- (14) Viso means {Vick(CLK)+Vick( CLK )}/2.
- (15) Refer to the figure below.



- (16) tac and togsck depend on the clock jitter. These timing are measured at stable clock.
- (17) A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
- (18) tDAL = (tWR/tCK) + (tRP/tCK)
- (19) For command/address input slew rate ≥1.0 V/nS.
- (20) For command/address input slew rate ≥0.5 V/nS and <1.0 V/nS.
- (21) For CLK & CLK slew rate ≥1.0 V/nS (single--ended).
- (22) These parameters guarantee device timing, but they are not necessarily tested on each device. They may be guaranteed by device design or tester correlation.
- (23) Slew Rate is measured between VoH(ac) and VoL(ac).



# 9.8 AC Overshoot/Undershoot Specification for Address and Control Pins

PARAMETER	SPECIFICATION				
TAKAMETEK	DDR500	DDR400	DDR333	DDR266	
Maximum peak amplitude allowed for overshoot	1.5 V	1.5 V	1.5 V	1.5 V	
Maximum peak amplitude allowed for undershoot	1.5 V	1.5 V	1.5 V	1.5 V	
The area between the overshoot signal and VDD must be less than or equal to Max. area in Figure 1	3.0 V-nS	3.0 V-nS	3.6 V-nS	4.5 V-nS	
The area between the undershoot signal and GND must be less than or equal to Max. area in Figure 1	3.0 V-nS	3.0 V-nS	3.6 V-nS	4.5 V-nS	




Figure 1: Address and Control AC Overshoot and Undershoot Definition



# 9.9 Overshoot/Undershoot Specification for Data, Strobe, and Mask Pins

PARAMETER	SPECIFICATION				
PARAMETER	DDR500	DDR400	DDR333	DDR266	
Maximum peak amplitude allowed for overshoot	1.2 V	1.2 V	1.2 V	1.2 V	
Maximum peak amplitude allowed for undershoot	1.2 V	1.2 V	1.2 V	1.2 V	
The area between the overshoot signal and VDD must be less than or equal to Max. area in Figure 2	1.44 V-nS	1.44 V-nS	2.25 V-nS	2.4 V-nS	
The area between the undershoot signal and GND must be less than or equal to Max. area in Figure 2	1.44 V-nS	1.44 V-nS	2.25 V-nS	2.4 V-nS	





Figure 2: DQ/DM/DQS AC Overshoot and Undershoot Definition




# **10. TIMING WAVEFORMS**

# 10.1 Command Input Timing




# 10.2 Timing of the CLK Signals





# 10.3 Read Timing (Burst Length = 4)




Notes: The correspondence of LDQS, UDQS to DQ. (W9425G6EH)

LDQS	DQ0~7			
UDQS	DQ8~15			

# massa winbond sassa


# 10.4 Write Timing (Burst Length = 4)



Note: x16 has two DQSs (UDQS for upper byte and LDQS for lower byte). Even if one of the 2 bytes is not used, both UDQS and LDQS must be toggled.




# 10.5 DM, DATA MASK (W9425G6EH)






# 10.6 Mode Register Set (MRS) Timing






### 10.7 Extend Mode Register Set (EMRS) Timing





# 10.8 Auto-precharge Timing (Read Cycle, CL = 2)

1)  $tRCD (READA) \ge tRAS (MIN) - (BL/2) \times tCK$ 



Notes: CL=2 shown; same command operation timing with CL = 2,5 and CL=3

In this case, the internal precharge operation begin after BL/2 cycle from READA command.


Represents the start of internal precharging.

The Read with Auto-precharge command cannot be interrupted by any other command.



### 10.9 Auto-precharge Timing (Read cycle, CL = 2), continued

2)  $tRCD/RAP(min) \le tRCD (READA) < tRAS (min) - (BL/2) \times tCK$ 



Notes: CL2 shown; same command operation timing with CL = 2.5, CL=3.

In this case, the internal precharge operation does not begin until after tras (min) has command.


- 39 -

Represents the start of internal precharging.

The Read with Auto-precharge command cannot be interrupted by any other command.



# 10.10 Auto-precharge Timing (Write Cycle)




The Write with Auto-precharge command cannot be interrupted by any other command.


Represents the start of internal precharging .



# 10.11 Read Interrupted by Read (CL = 2, BL = 2, 4, 8)




### 10.12 Burst Read Stop (BL = 8)






### 10.13 Read Interrupted by Write & BST (BL = 8)




Burst Read cycle must be terminated by BST Command to avoid I/O conflict.

### 10.14 Read Interrupted by Precharge (BL = 8)






## 10.15 Write Interrupted by Write (BL = 2, 4, 8)




#### 10.16 Write Interrupted by Read (CL = 2, BL = 8)






### 10.17 Write Interrupted by Read (CL = 3, BL = 4)




## 10.18 Write Interrupted by Precharge (BL = 8)






## 10.19 2 Bank Interleave Read Operation (CL = 2, BL = 2)

\* tck = 100 MHz




### 10.20 2 Bank Interleave Read Operation (CL = 2, BL = 4)






### 10.21 4 Bank Interleave Read Operation (CL = 2, BL = 2)




### 10.22 4 Bank Interleave Read Operation (CL = 2, BL = 4)






### 10.23 Auto Refresh Cycle



Note: CKE has to be kept "High" level for Auto-Refresh cycle.


### 10.24 Precharged/Active Power Down Mode Entry and Exit Timing



#### Note:


- 1. If power down occurs when all banks are idle, this mode is referred to as precharge power down.
- 2. If power down occurs when there is a row active in any bank, this mode is referred to as active power down.

#### 10.25 Input Clock Frequency Change during Precharge Power Down Mode Timing





## 10.26 Self Refresh Entry and Exit Timing




Note: If the clock frequency is changed during self refresh mode, a DLL reset is required upon exit.



#### 11. PACKAGE SPECIFICATION

#### 11.1 TSOP 66 II - 400 mil





#### 12. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A01	Dec. 12, 2007	All	Formally data sheet
A02	Jan. 04, 2008	5, 25	Revise -4 speed grade Max.IDD4R/IDD4W value from 190mA to 210mA
A03	Feb. 21, 2008	5, 26	Revise -5 speed grade Max. CLK cycle time tck value from 10nS to 12nS
		23	Change VDDQ max from VDD to 2.7V
A04	Apr. 11, 2008	5, 25	Modify -4 speed grade DC Characteristics IDD6 parameter value from 5mA to 3mA
		9	Add figure to illustrate Initialization sequence after power-up
		23	Revise overshoot/undershoot pulse width  Before VIH (max.) = -1.2V with a pulse width ≤ 3 nS  After VIH (max.) = -1.5V with a pulse width ≤ 5 nS  Before VIL (min.) = VDDQ +1.2V with a pulse width ≤ 3 nS  After VIL (min.) = VDDQ +1.5V with a pulse width ≤ 5 nS
		26, 27, 29	Revise input setup/hold time tis/tiH parameters with skew rate dependency of AC characteristics table

#### **Important Notice**

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.