SN74LVC245A



www.ti.com

### **FEATURES**


- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 6.3 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

### DESCRIPTION/ORDERING INFORMATION


This octal bus transceiver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74LVC245A is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so the buses effectively are isolated.

# DB, DGV, DW, N, NS, OR PW PACKAGE (TOP VIEW)



### RGY PACKAGE (TOP VIEW)



### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N Tuk		SN74LVC245AN	SN74LVC245AN
	QFN – RGY	Reel of 1000	SN74LVC245ARGYR	LC245A
	SOIC – DW	Tube of 25	SN74LVC245ADW	LVC245A
	SOIC - DVV	Reel of 2000	SN74LVC245ADWR	LVG243A
	SOP – NS Reel of 2000		SN74LVC245ANSR	LVC245A
–40°C to 85°C	SSOP - DB	Reel of 2000	SN74LVC245ADBR	LC245A
-40 C to 65 C		Tube of 70	SN74LVC245APW	
	TSSOP – PW	Reel of 2000	SN74LVC245APWR	LC245A
		Reel of 250	SN74LVC245APWT	
	TVSOP – DGV Reel of 2		SN74LVC245ADGVR	LC245A
	VFBGA – GQN	Reel of 1000	SN74LVC245AGQNR	LC245A
	VFBGA – ZQN (Pb-Free)	Veel of 1000	SN74LVC245AZQNR	LUZ4UA

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCAS218T-JANUARY 1993-REVISED FEBRUARY 2005



## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### 


#### **TERMINAL ASSIGNMENTS**

	1	2	3	4
Α	A1	DIR	V <sub>CC</sub>	<u>OE</u>
В	А3	B2	A2	B1
С	A5	A4	B4	В3
D	A7	B6	A6	B5
Е	GND	A8	B8	В7

### **FUNCTION TABLE**

INP	UTS	ODEDATION
ŌĒ	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation

### LOGIC DIAGRAM (POSITIVE LOGIC)



To Seven Other Channels

Pin numbers shown are for the DB, DGV, DW, N, NS, PW, and RGY packages.



## SN74LVC245A OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range	-0.5	6.5	V	
V <sub>I</sub>	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the h	nigh-impedance or power-off state (2)	-0.5	6.5	V
Vo	Voltage range applied to any output in the h	nigh or low state (2)(3)	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
		DB package <sup>(4)</sup>		70	
		DGV package (4)		92	
		DW package (4)		58	
0	Deal and the good for a deal	GQN/ZQN package <sup>(4)</sup>		78	0000
$\theta_{JA}$	Package thermal impedance	N package <sup>(4)</sup>		69	°C/W
		NS package <sup>(4)</sup>		60	
		PW package <sup>(4)</sup>		83	
		RGY package <sup>(5)</sup>			
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>3)</sup> The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

<sup>(5)</sup> The package thermal impedance is calculated in accordance with JESD 51-5.

SCAS218T-JANUARY 1993-REVISED FEBRUARY 2005



# Recommended Operating Conditions<sup>(1)</sup>

			T <sub>A</sub> =	25°C	–40°C T	O 85°C	LINUT	
			MIN	MAX	MIN	MAX	UNIT	
V	Supply voltage	Operating	1.65	3.6	1.65	3.6	V	
$V_{CC}$	Supply voltage	Data retention only	1.5		1.5		V	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		$0.65 \times V_{CC}$			
$V_{IH}$	/IH High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		1.7		V	
	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2				
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		$0.35 \times V_{CC}$		
V <sub>IL</sub> Low-level input voltage	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		0.8		
$V_{I}$	Input voltage	<u> </u>	0	5.5	0	5.5	V	
Vo	Output voltage		0	$V_{CC}$	0	$V_{CC}$	V	
		V <sub>CC</sub> = 1.65 V		-4		-4		
	High lovel cutout current	V <sub>CC</sub> = 2.3 V		-8		-8	A	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.7 V		-12		-12	mA	
		$V_{CC} = 3 V$	-24			-24		
		V <sub>CC</sub> = 1.65 V		4		4		
	Lave lavel autant avenue	V <sub>CC</sub> = 2.3 V		8		8	A	
I <sub>OL</sub>	Low-level output current	$V_{CC} = 2.7 \text{ V}$	12 24			12	mA	
		$V_{CC} = 3 V$				24		
Δt/Δν	Input transition rise or fall rate	·		10		10	ns/V	

<sup>(1)</sup> All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



## SN74LVC245A **OCTAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIO	NC	V	T <sub>A</sub> =	25°C	–40°C TO	85°C	UNIT
FA	KAWETEK	TEST CONDITIO	NO	V <sub>cc</sub>	MIN	TYP MAX	MIN	MAX	UNIT
		I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> - 0.2		V <sub>CC</sub> - 0.2		
		I <sub>OH</sub> = -4 mA		1.65 V	1.29		1.2		
V		$I_{OH} = -8 \text{ mA}$		2.3 V	1.9		1.7		V
V <sub>OH</sub>		1. 10 m A		2.7 V	2.2		2.2		V
		$I_{OH} = -12 \text{ mA}$		3 V	2.4		2.4		
		I <sub>OH</sub> = -24 mA		3 V	2.3		2.2		
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V		0.1		0.2	
		I <sub>OL</sub> = 4 mA	1.65 V		0.24		0.45	0.7 V	
$V_{OL}$		I <sub>OL</sub> = 8 mA	2.3 V		0.3		0.7		
		I <sub>OL</sub> = 12 mA	2.7 V		0.4		0.4		
		I <sub>OL</sub> = 24 mA		3 V		0.55		0.55	
I <sub>I</sub>	Control inputs	V <sub>I</sub> = 0 to 5.5 V		3.6 V		±1		±5	μΑ
I <sub>off</sub>		$V_I$ or $V_O = 5.5 \text{ V}$		0		±1		±10	μΑ
I <sub>OZ</sub> <sup>(1)</sup>		$V_0 = 0 \text{ to } 5.5 \text{ V}$		3.6 V		±1		±10	μΑ
		$V_I = V_{CC}$ or GND		0.01/		1		10	
I <sub>CC</sub>		$3.6 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}^{(2)}$	$I_{O} = 0$	3.6 V		1		10	μΑ
$\Delta I_{CC}$	One input at $V_{CC} = 0.6 \text{ V}$ , Other inputs at $V_{CC}$ or GND		2.7 V to 3.6 V		500		500	μΑ	
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		4			pF
C <sub>io</sub>	A or B ports	$V_I = V_{CC}$ or GND		3.3 V		5.5			pF

For I/O ports, the parameter  $\rm I_{OZ}$  includes the input leakage current. This applies in the disabled state only.

## **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	ТО	V <sub>cc</sub>	T,	չ = 25°C	;	–40°C TC	85°C	UNIT	
PARAMETER	(INPUT)	(INPUT) (OUTPUT)		MIN	TYP	MAX	MIN	MAX	ONI	
		1.8 V ± 0.15 \	1.8 V ± 0.15 V	1	6	12.2	1	12.7		
	A or D	D or A	2.5 V ± 0.2 V	1	3.9	7.8	1	8.3	20	
t <sub>pd</sub>	A or B	B or A 2.7 V	1	4.2	7.1	1	7.3	ns		
			3.3 V ± 0.3 V	1.5	3.8	6.1	1.5	6.3		
			1.8 V ± 0.15 V	1	7	14.8	1	15.3		
	ŌĒ	A or B	A or B	2.5 V ± 0.2 V	1	4.5	10	1	10.5	20
t <sub>en</sub>			2.7 V	1	5.4	9.3	1	9.5	ns	
			3.3 V $\pm$ 0.3 V	1.5	4.4	8.3	1.5	8.5		
			1.8 V ± 0.15 V	1	7.8	16.5	1	17		
	ŌĒ	A D	A D	$2.5~V\pm0.2~V$	1	4	9	1	9.5	
t <sub>dis</sub>	OE	A or B	2.7 V	1	4.4	8.3	1	8.5	ns 5	
			3.3 V ± 0.3 V	1.7	4.1	7.3	1.7	7.5		
t <sub>sk(o)</sub>			3.3 V ± 0.3 V					1	ns	

## SN74LVC245A OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS218T-JANUARY 1993-REVISED FEBRUARY 2005




# **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER		TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT
				1.8 V	42	
	Outputs enabled		2.5 V	43		
	Dower dissination conscitones not transceiver		f = 10 MHz	3.3 V	45	~F
$C_{pd}$	Power dissipation capacitance per transceiver			1.8 V	1	pF
		Outputs disabled		2.5 V	1	
				3.3 V	2	




### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

**LOAD CIRCUIT** 

.,	INI	PUTS	.,	.,	CL	_	.,
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	/ <sub>M</sub> V <sub>LOAD</sub>		R <sub>L</sub>	$oldsymbol{V}_\Delta$
1.8 V ± 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \ \Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

### PACKAGE OPTION ADDENDUM



i.com 28-Feb-2005

### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LVC245ADBLE	OBSOLETE	SSOP	DB	20		None	Call TI	Call TI
SN74LVC245ADBR	ACTIVE	SSOP	DB	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LVC245ADGVR	ACTIVE	TVSOP	DGV	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LVC245ADW	ACTIVE	SOIC	DW	20	25	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN74LVC245ADWR	ACTIVE	SOIC	DW	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN74LVC245AGQNR	ACTIVE	VFBGA	GQN	20	1000	None	SNPB	Level-1-240C-UNLIM
SN74LVC245AN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LVC245ANSR	ACTIVE	SO	NS	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LVC245APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC245APWLE	OBSOLETE	TSSOP	PW	20		None	Call TI	Call TI
SN74LVC245APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC245APWT	ACTIVE	TSSOP	PW	20	250	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LVC245ARGYR	ACTIVE	QFN	RGY	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN74LVC245AZQNR	ACTIVE	VFBGA	ZQN	20	1000	Pb-Free (RoHS)	SNAGCU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




# **PACKAGE OPTION ADDENDUM**

28-Feb-2005

no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by Customer on an annual basis.

# GQN (R-PBGA-N20)

# PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.



# ZQN (R-PBGA-N20)

# PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).



# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## DGV (R-PDSO-G\*\*)

### **24 PINS SHOWN**

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

# DW (R-PDSO-G20)


# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.

  The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BC.



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

## PW (R-PDSO-G\*\*)

### 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated