



SBOS399-JUNE 2007


# Programmable Gamma-Voltage Generator and $V_{\rm COM}$ Calibrator with Integrated Two-Bank Memory

#### **FEATURES**

- 24-CHANNEL GAMMA
  - 22-CHANNEL PROGRAMMABLE
  - 2-CHANNEL STATIC GAMMA
- 2-CHANNEL PROGRAMMABLE V<sub>COM</sub>
- 10-BIT RESOLUTION
- 16x REWRITABLE NONVOLATILE MEMORY
- TWO INDEPENDENT MEMORY BANKS
- RAIL-TO-RAIL OUTPUT
- LOW SUPPLY CURRENT: 0.5mA/channel
- SUPPLY VOLTAGE: 9V to 20VDIGITAL SUPPLY: 2V to 5.5V
- I<sup>2</sup>C™ INTERFACE

#### **APPLICATIONS**

TFT-LCD REFERENCE DRIVERS



#### **DESCRIPTION**

The BUF22821 offers 22 programmable gamma channels, two programmable  $V_{\text{COM}}$  channels, and two static gamma channels. It is ideal for the new 10-bit source drivers that require 22 gamma channels.

The final gamma and  $V_{COM}$  values can be stored in the on-chip, nonvolatile memory. To allow for programming errors or liquid crystal display (LCD) panel rework, the BUF22821 supports up to 16 write operations to the on-chip memory. The BUF22821 has two separate banks of memory, allowing simultaneous storage of two different gamma curves to facilitate switching between gamma curves.

All gamma and  $V_{COM}$  channels offer a rail-to-rail output that typically swings to within 100mV of either supply rail with a 10mA load. All channels are programmed using an  $I^2C$  interface that supports standard operations up to 400kHz and high-speed data transfers up to 3.4MHz.

The BUF22821 is manufactured using Texas Instruments' proprietary, state-of-the-art, high-voltage CMOS process. This process offers very dense logic and high supply voltage operation of up to 20V. The BUF22821 is offered in a HTSSOP-38 PowerPAD<sup>TM</sup> package. It is specified from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

#### RELATED PRODUCTS

FEATURES	PRODUCT
12-Channel Gamma Correction Buffer	BUF12800
20-Channel Programmable Buffer, 10-Bit, V <sub>COM</sub>	BUF20800
16-/20-Channel Programmable Buffer with Memory	BUF20820
Programmable V <sub>COM</sub> Driver	BUF01900
18V Supply, Traditional Gamma Buffers	BUF11704
22V Supply, Traditional Gamma Buffers	BUF11705

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments. I2C is a trademark of NXP Semiconductors. All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE	PACKAGE DESIGNATOR	PACKAGE MARKING
BUF22821	HTSSOP-38	DCP	BUF22821

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

#### ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

		BUF22821	UNIT
Supply Voltage	, V <sub>S</sub>	+22	V
Supply Voltage	, V <sub>SD</sub>	+6	V
Digital Input Te	rminals, SCL, SDA, AO, BKSEL: Voltage	-0.5 to +6	V
Digital Input Te	rminals, SCL, SDA, AO, BKSEL: Current	±10	mA
Analog Input Te	erminals, STATINL, STATINH: Voltage	−0.5 to V <sub>S</sub> + 0.5	V
Analog Input Terminals, STATINL, STATINH: Current		±10	mA
Output Short-Circuit (2)		Continuous	
Operating Temperature		-40 to +95	°C
Storage Temperature		-65 to +150	°C
Junction Temperature		+125	°C
Human Body Model		4000	V
ESD Ratings	Charged-Device Model	1000	V
	Machine Model	200	V

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

<sup>(2)</sup> Short-circuit to ground, one channel at a time.



#### **ELECTRICAL CHARACTERISTICS**

Boldface limits apply over the specified temperature range,  $T_A = -40^{\circ}C$  to +85°C. At  $T_A = +25^{\circ}C$ ,  $V_S = +18V$ ,  $V_{SD} = +2V$ ,  $R_L = 1.5$ kΩ connected to ground, and  $C_L = 200$ pF, unless otherwise noted.


			BUF22821			
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG GAMMA BUFFER CHAI	NNELS					
Reset Value		Code 512		9		V
OUT 1-22 Output Swing: High		Code = 1023, Sourcing 10mA	17.7	17.85		V
OUT 1-22 Output Swing: Low		Code = 0, Sinking 10mA		0.07	0.2	V
STATINH Output Swing: High		V <sub>IN</sub> = 18V, Sourcing 10mA	17.7	17.85		V
STATINL Output Swing: Low		V <sub>IN</sub> = 0V, Sinking 10mA		0.17	0.2	V
V <sub>COM</sub> 1, 2 Output Swing: High		Code = 1023, Sourcing 100mA	13	16.2		V
V <sub>COM</sub> 1, 2 Output Swing: Low		Code = 0, Sinking 100mA		0.6	2	V
Continuous Output Current		Note (1)		30		mA
Output Accuracy				±20	±50	mV
vs Temperature		Code 512		±25		μ <b>۷/</b> ° <b>C</b>
Integral Nonlinearity	INL			0.3		Bits
Differential Nonlinearity	DNL			0.3		Bits
Load Regulation, 10mA	REG	Code 512 or $V_{CC}/2$ , $I_{OUT}$ = +5mA to -5mA Step		0.5	1.5	mV/mA
OTP MEMORY						
Number of OTP Write Cycles					16	Cycles
Memory Retention				100		Years
ANALOG POWER SUPPLY						
Operating Range			9		20	V
Total Analog Supply Current	Is	Outputs at Reset Values, No Load		12	17	mA
Over Temperature					18	mA
DIGITAL						
Logic 1 Input Voltage	$V_{IH}$		$0.7 \times V_{SD}$			V
Logic 0 Input Voltage	$V_{IL}$				$0.3 \times V_{SD}$	V
Logic 0 Output Voltage	$V_{OL}$	$I_{SINK} = 3mA$		0.15	0.4	V
Input Leakage				±0.01	±10	μΑ
Clock Frequency	$f_{CLK}$	Standard/Fast Mode			400	kHz
		High-Speed Mode			3.4	MHz
DIGITAL POWER SUPPLY						
Operating Range	$V_{SD}$		2.0		5.5	V
Digital Supply Current	I <sub>SD</sub>	Outputs at Reset Values, No Load, Two-Wire Bus Inactive		115	150	μΑ
Over Temperature				115		μ <b>Α</b>
TEMPERATURE RANGE						
Specified Range			-40		+85	°C
Operating Range		Junction Temperature < +125°C	-40		+95	°C
Storage Range			-65		+150	°C
Thermal Resistance <sup>(1)</sup>	$\theta_{JA}$					
HTSSOP-38		Note (1)		40		°C/W

<sup>(1)</sup> Thermal pad attached to printed circuit board (PCB), 0lfm airflow, and 76mm  $\times$  76mm copper area.



#### **PIN CONFIGURATIONS**

#### BUF22821 HTSSOP-38 Top View



NOTE: (1)  $\ensuremath{\mathsf{GND_A}}$  and  $\ensuremath{\mathsf{GND_D}}$  must be connected together.



## PIN CONFIGURATIONS (continued) PIN DESCRIPTIONS

PIN#	NAME	DESCRIPTION
1	V <sub>COM</sub> 2	V <sub>COM</sub> channel 2
2	STATINH	Static gamma input high; voltage can be set by external voltage divider.
3	OUT21	DAC output 21
4	OUT22	DAC output 22
5	OUT1	DAC output 1
6	OUT2	DAC output 2
7	OUT3	DAC output 3
8	OUT4	DAC output 4
9	OUT5	DAC output 5
10	OUT6	DAC output 6
11, 28	GND <sub>A</sub>	Analog ground; must be connected to digital ground (GND <sub>D</sub> ).
12, 27	Vs	V <sub>S</sub> connected to analog supply
13	OUT7	DAC output 7
14	OUT8	DAC output 8
15	OUT9	DAC output 9
16	STATOUTH	Static gamma output high; connect to gamma input on source driver that is closest to V <sub>S</sub> .
17	V <sub>SD</sub>	Digital supply; connect to logic supply
18	SCL	Serial clock input; open-drain, connect to pull-up resistor.
19	SDA	Serial data I/O; open-drain, connect to pull-up resistor.
20	A0	A0 address pin for I <sup>2</sup> C address; either connect to logic 1 or logic 0.
21	BKSEL	Selects memory bank 0 or 1; either connect to logic 1 to select bank 1 or logic 0 to select bank 0.
22	GND <sub>D</sub>	Digital ground; must be connected to analog ground at the BUF22821.
23	OUT10	DAC output 10
24	OUT11	DAC output 11
25	OUT12	DAC output 12
26	OUT13	DAC output 13
29	OUT14	DAC output 14
30	OUT15	DAC output 15
31	OUT16	DAC output 16
32	OUT17	DAC output 17
33	OUT18	DAC output 18
34	STATOUTL	Static gamma output low; connect to gamma input on source driver that is closest to GND
35	OUT19	DAC output 19
36	OUT20	DAC output 20
37	STATINL	Static gamma input low; voltage can be set by external voltage divider
38	V <sub>COM</sub> 1	V <sub>COM</sub> channel 1



#### TYPICAL CHARACTERISTICS

At  $T_A = +25$ °C,  $V_S = +18$ V,  $V_{SD} = +2$ V,  $R_L = 1.5$ k $\Omega$  connected to ground, and  $C_L = 200$ pF, unless otherwise noted.




Figure 1.




Figure 2.






Figure 3.




Figure 4.






Figure 5.





Figure 6.



#### **TYPICAL CHARACTERISTICS (continued)**

At  $T_A$  = +25°C,  $V_S$  = +18V,  $V_{SD}$  = +2V,  $R_L$  = 1.5k $\Omega$  connected to ground, and  $C_L$  = 200pF, unless otherwise noted.







Figure 7.








Figure 9.

Figure 10.




Figure 11.

#### TEXAS INSTRUMENTS www.ti.com

#### **APPLICATION INFORMATION**

#### **GENERAL**

The BUF22821 programmable voltage reference allows fast and easy adjustment of 22 programmable gamma reference outputs and two  $V_{\text{COM}}$  outputs, each with 10-bit resolution. The BUF22821 is programmed through a high-speed,  $I^2C$  interface. The final gamma and  $V_{\text{COM}}$  values can be stored in the on-chip, nonvolatile memory. To allow for programming errors or liquid crystal display (LCD) panel rework, the BUF22821 supports up to 16 write operations to the on-chip memory. The BUF22821 has two separate banks of memory, allowing simultaneous storage of two different gamma curves to facilitate dynamic switching between gamma curves.

The BUF22821 can be powered using an analog supply voltage from 9V to 20V, and a digital supply from 2V to 5.5V. The digital supply must be applied prior to the analog supply to avoid excessive current and power consumption, or possibly even damage to the device if left connected only to the analog supply for extended periods of time. A typical configuration of the BUF22821 is illustrated in Figure 12.

#### TWO-WIRE BUS OVERVIEW

The BUF22821 communicates through an industry-standard, two-wire interface to receive data in slave mode. This standard uses a two-wire, open-drain interface that supports multiple devices on a single bus. Bus lines are driven to a logic low level only. The device that initiates the communication is called a *master*, and the devices controlled by the master are *slaves*. The master generates the serial clock on the clock signal line (SCL), controls the bus access, and generates the START and STOP conditions.

To address a specific device, the master initiates a START condition by pulling the data signal line

(SDA) from a HIGH to a LOW logic level while SCL is HIGH. All slaves on the bus shift in the slave address byte on the rising edge of SCL, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an Acknowledge and pulling SDA LOW.

Data transfer is then initiated and eight bits of data are sent, followed by an Acknowledge bit. During data transfer, SDA must remain stable while SCL is HIGH. Any change in SDA while SCL is HIGH is interpreted as a START or STOP condition.

Once all data have been transferred, the master generates a STOP condition, indicated by pulling SDA from LOW to HIGH while SCL is HIGH. The BUF22821 can act only as a slave device; therefore, it never drives SCL. SCL is an input only for the BUF22821.

#### ADDRESSING THE BUF22821

The address of the BUF22821 is 111010x, where *x* is the state of the A0 pin. When the A0 pin is LOW, the device acknowledges on address 74h (1110100). If the A0 pin is HIGH, the device acknowledges on address 75h (1110101). The A0 pin settings and BUF22821 address options are shown in Table 1.

Other valid addresses are possible through a simple mask change. Contact your TI representative for information.

Table 1. Quick-Reference Table of BUF22821 Addresses

DEVICE/COMPONENT	
BUF22821 Address:	ADDRESS
A0 pin is LOW (device acknowledges on address 74h)	1110100
A0 pin is HIGH (device acknowledges on address 75h)	1110101

Table 2. Quick-Reference Table of Command Codes

COMMAND	CODE
General Call Reset	Address byte of 00h followed by a data byte of 06h.
High-Speed Mode	00001xxx, with SCL ≤ 400kHz; where xxx are bits unique to the Hs-capable master. This byte is called the Hs master code.






Figure 12. Typical Application Configuration

#### TEXAS INSTRUMENTS www.ti.com

#### **DATA RATES**

The two-wire bus operates in one of three speed modes:

- Standard: allows a clock frequency of up to 100kHz;
- Fast: allows a clock frequency of up to 400kHz; and
- High-speed mode (also called Hs mode): allows a clock frequency of up to 3.4MHz.

The BUF22821 is fully compatible with all three modes. No special action is required to use the device in Standard or Fast modes, but High-speed mode must be activated. To activate High-speed mode, send a special address byte of 00001xxx, with SCL = 400kHz, following the START condition; where xxx are bits unique to the Hs-capable master, which can be any value. This byte is called the Hs master code. (Note that this is different from normal address bytes-the low bit does not indicate read/write status.) The BUF22821 responds to the High-speed command regardless of the value of these last three bits. The BUF22821 does not acknowledge this byte; the communication protocol prohibits acknowledgement of the Hs master code. On receiving a master code, the BUF22821 switches on its Hs mode filters, and communicates at up to 3.4MHz. Additional high-speed transfers may be initiated without resending the Hs mode byte by generating a repeat START without a STOP. The BUF22821 switches out of Hs mode with the next STOP condition.

#### **GENERAL-CALL RESET AND POWER-UP**

The BUF22821 responds to a General-Call Reset, which is an address byte of 00h (0000 0000) followed by a data byte of 06h (0000 0110). The BUF22821 acknowledges both bytes. Upon receiving a General-Call Reset, the BUF22821 performs a full internal reset, as though it had been powered off and then on. It always acknowledges the General-Call address byte of 00h (0000 0000), but does not acknowledge any General-Call data bytes other than 06h (0000 0110).

When the BUF22821 powers up, it automatically performs a reset. As part of the reset, the BUF22821 is configured for all outputs to change to the last programmed nonvolatile memory values, or 10000000000 if the nonvolatile memory values have not been programmed.

#### **OUTPUT VOLTAGE**

Buffer output values are determined by the analog supply voltage  $(V_S)$  and the decimal value of the binary input code used to program that buffer. The value is calculated using Equation 1:

$$V_{OUT} = V_{S} \times \left[ \frac{CODE_{10}}{1024} \right]$$
 (1)

The BUF22821 outputs are capable of a full-scale voltage output change in typically  $5\mu s$ —no intermediate steps are required.

#### **UPDATING THE DAC OUTPUTS**

Because the BUF22821 features a double-buffered register structure, updating the digital-to-analog converter (DAC) and/or the  $V_{\rm COM}$  register is not the same as updating the DAC and/or  $V_{\rm COM}$  output voltage. There are two methods for updating the DAC/ $V_{\rm COM}$  output voltages.

**Method 1:** Method 1 is used when it is desirable to have the DAC/V<sub>COM</sub> output voltage change immediately after writing to a DAC register. For each write transaction, the master sets data bit 15 to a '1'. The DAC/V<sub>COM</sub> output voltage update occurs after receiving the 16th data bit for the currently-written register.

**Method 2:** Method 2 is used when it is desirable to have all DAC/ $V_{\rm COM}$  output voltages change at the same time. First, the master writes to the desired DAC/ $V_{\rm COM}$  channels with data bit 15 a '0'. Then, when writing the last desired DAC/ $V_{\rm COM}$  channel, the master sets data bit 15 to a '1'. All DAC/ $V_{\rm COM}$  channels are updated at the same time after receiving the 16th data bit.

#### **NONVOLATILE MEMORY**

#### **BKSEL Pin**

The BUF22821 has 16x rewrite capability of the nonvolatile memory. Additionally, the BUF22821 has the ability to store two distinct gamma curves in two different nonvolatile memory banks, each of which has 16x rewrite capability. One of the two available banks is selected using the external input pin, BKSEL. When this pin is low, BANK0 is selected; when this pin is high, BANK1 is selected.

When the BKSEL pin changes state, the BUF22821 acquires the last programmed DAC/V<sub>COM</sub> values from the nonvolatile memory associated with this newly chosen bank. At power-up, the state of the BKSEL pin determines which memory bank is selected.



The I<sup>2</sup>C master also has the ability to update (acquire) the DAC registers with the last programmed nonvolatile memory values using software control. The bank to be acquired depends on the state of BKSEL.

#### **General Acquire Command**

A general acquire command is used to update all registers and DAC/V $_{\rm COM}$  outputs to the last programmed values stored in nonvolatile memory. A single-channel acquire command updates only the register and DAC/V $_{\rm COM}$  output of the DAC/V $_{\rm COM}$  corresponding to the DAC/V $_{\rm COM}$  address used in the single-channel acquire command.

The sequence to initiate a general channel acquire is as follows:

- Be sure BKSEL is in its desired state and has been stable for at least 1ms.
- 2. Send a START condition on the bus.
- Send the appropriate device address (based on A0) and the read/write bit = LOW. The BUF22821 acknowledges this byte.
- 4. Send a DAC/ $V_{\rm COM}$  pointer address byte. Set bit D7 = 1 and D6 = 0. Bits D5–D0 are any valid DAC/ $V_{\rm COM}$  address. Only addresses 000000 to 010111 are valid and are acknowledged. See Table 5 for valid DAC/ $V_{\rm COM}$  addresses.
- 5. Send a STOP condition on the bus.

Approximately 750 $\mu$ s ( $\pm 80\mu$ s) after issuing this command, all DAC/V<sub>COM</sub> registers and DAC/V<sub>COM</sub> output voltages change to the respective, appropriate nonvolatile memory values.

#### **Single-Channel Acquire Command**

The sequence to initiate a single-channel acquire is as follows:

- 1. Be sure BKSEL is in its desired state and has been stable for at least 1ms.
- 2. Send a START condition on the bus.
- Send the device address (based on A0) and read/write bit = LOW. The BUF22821 acknowledges this byte.
- 4. Send a DAC/V<sub>COM</sub> pointer address byte using the DAC/V<sub>COM</sub> address corresponding to the output and register to update with the OTP memory value. Set bit D7 = 0 and D6 = 1. Bits D5–D0 are the DAC/V<sub>COM</sub> address. Only addresses 000000 to 010111 are valid and are acknowledged. See Table 5 for valid DAC/V<sub>COM</sub> addresses.
- 5. Send a STOP condition on the bus.

Approximately 36 $\mu$ s ( $\pm 4\mu$ s) after issuing this command, the specified DAC/V<sub>COM</sub> register and DAC/V<sub>COM</sub> output voltage change to the appropriate OTP memory value.

#### **MaxBank**

The BUF22821 can provide the user with the number of times the nonvolatile memory of a particular  $DAC/V_{COM}$  channel nonvolatile memory has been written to for the current memory bank. This information is provided by reading the register at pointer address 111111.

There are two ways to update the MaxBank register:

- After initiating a single-acquire comand, the BUF22821 updates the MaxBank register with a code corresponding to how many times that particular channel memory has been written to.
- Following a general-acquire command, the BUF22821 updates the MaxBank register with a code corresponding to the maximum number of times the most used channel (OUT1-22 and V<sub>COM</sub>S) has been written to.

MaxBank is a read-only register and is only updated by performing a general- or single-channel acquire.

Table 3 shows the relationship between the number of times the nonvolatile memory has been programmed and the corresponding state of the MaxBank Register.

**Table 3. MaxBank Details** 

TIMES WRITTEN TO	RETURNS CODE
0	0000
1	0000
2	0001
3	0010
4	0011
5	0100
6	0101
7	0110
8	0111
9	1000
10	1001
11	1010
12	1011
13	1100
14	1101
15	1110
16	1111



#### **Parity Error Correction**

The BUF22821 provides single-bit parity error correction for data stored in the nonvolatile memory to provide increased reliability of the nonvolatile memory. Should a single bit of nonvolatile memory for a channel fail, the BUF22821 corrects for it and updates the appropriate DAC with the intended value when its memory is acquired.

Should more than one bit of nonvolatile memory for a channel fail, the BUF22821 does not correct for it, and updates the appropriate DAC/V<sub>COM</sub> with the default value of *1000000000*.

#### DIE ID AND DIE REV REGISTERS

The user can verify the presence of the BUF22821 in the system by reading from address 111101. The BUF22821 returns 0101100100100101 when read at this address.

The user can also determine the die revision of the BUF22821 by reading from register 111100. The BUF22821 returns 0000000000000000 when a RevA die is present. RevB would be designated by 00000000000000001 and so on.

#### **READ/WRITE OPERATIONS**

Read and write operations can be done for a single  $DAC/V_{COM}$  or for multiple  $DACs/V_{COM}$ s. Writing to a  $DAC/V_{COM}$  register differs from writing to the nonvolatile memory. Bits D15-D14 of the most significant byte of data determines if data are written to the  $DAC/V_{COM}$  register or the nonvolatile memory.

#### Read/Write: DAC/V<sub>COM</sub> Register (volatile memory)

The BUF22821 is able to read from a single DAC/ $V_{COM}$ , or multiple DACs/ $V_{COM}$ s, or write to the register of a single DAC/ $V_{COM}$ , or multiple DACs/ $V_{COM}$ s in a single communication transaction. DAC pointer addresses begin with 000000 (which corresponds to OUT1) through 010111 (which corresponds to OUT22).

Write commands are performed by setting the read/write bit LOW. Setting the read/write bit HIGH performs a read transaction.

#### Writing: DAC/V<sub>COM</sub> Register (volatile memory)

To write to a single DAC/V<sub>COM</sub> register:

- 1. Send a START condition on the bus.
- 2. Send the device address and read/write bit = LOW. The BUF22821 acknowledges this byte.
- Send a DAC/V<sub>COM</sub> pointer address byte. Set bit D7 = 0 and D6 = 0. Bits D5–D0 are the DAC/V<sub>COM</sub> address. Only addresses 000000 to 010111 are valid and are acknowledged; see Table 5 for valid addresses.

- 4. Send two bytes of data for the specified register. Begin by sending the most significant byte first (bits D15–D8, of which only bits D9 and D8 are used, and bits D15–D14 must not be 01), followed by the least significant byte (bits D7–D0). The register is updated after receiving the second byte.
- 5. Send a STOP or START condition on the bus.

The BUF22821 acknowledges each data byte. If the master terminates communication early by sending a STOP or START condition on the bus, the specified register is not updated. Updating the DAC/ $V_{\rm COM}$  register is not the same as updating the DAC/ $V_{\rm COM}$  output voltage; see the *Output Latch* section.

The process of updating multiple DAC/ $V_{\rm COM}$  registers begins the same as when updating a single register. However, instead of sending a STOP condition after writing the addressed register, the master continues to send data for the next register. The BUF22821 automatically and sequentially steps through subsequent registers as additional data are sent. The process continues until all desired registers have been updated or a STOP or START condition is sent.

To write to multiple DAC/V<sub>COM</sub> registers:

- 1. Send a START condition on the bus.
- 2. Send the device address and read/write bit = LOW. The BUF22821 acknowledges this byte.
- Send either the OUT1 pointer address byte to start at the first DAC, or send the pointer address byte for whichever DAC/V<sub>COM</sub> is the first in the sequence of DACs/V<sub>COM</sub>s to be updated. The BUF22821 begins with this DAC/V<sub>COM</sub> and steps through subsequent DACs/V<sub>COM</sub>s in sequential order.
- 4. Send the bytes of data; begin by sending the most significant byte (bits D15–D8, of which only bits D9 and D8 have meaning, and bits D15–D14 must not be 01), followed by the least significant byte (bits D7–D0). The first two bytes are for the DAC/V<sub>COM</sub> addressed in the previous step. The DAC/V<sub>COM</sub> register is automatically updated after receiving the second byte. The next two bytes are for the following DAC/V<sub>COM</sub>. That DAC/V<sub>COM</sub> register is updated after receiving the fourth byte. This process continues until the registers of all following DACs/V<sub>COM</sub>s have been updated.
- 5. Send a STOP or START condition on the bus.

The BUF22821 acknowledges each byte. To terminate communication, send a STOP or START condition on the bus. Only DAC registers that have received both bytes of data are updated.



## Reading: DAC/V<sub>COM</sub>/OTHER Register (volatile memory)

Reading a register returns the data stored in that DAC/V<sub>COM</sub>/OTHER register.

To read a single DAC/V<sub>COM</sub>/OTHER register:

- 1. Send a START condition on the bus.
- Send the device address and read/write bit = LOW. The BUF22821 acknowledges this byte.
- 3. Send the DAC/ $V_{\rm COM}/{\rm OTHER}$  pointer address byte. Set bit D7 = 0 and D6 = 0; bits D5–D0 are the DAC/ $V_{\rm COM}/{\rm OTHER}$  address. Only addresses 000000–010111, 111100, 111101, and 111111 are valid and are acknowledged.
- 4. Send a START or STOP/START condition.
- 5. Send the correct device address and read/write bit = HIGH. The BUF22821 acknowledges this byte.
- Receive two bytes of data. They are for the specified register. The most significant byte (bits D15–D8) is received first; next is the least significant byte (bits D7–D0). In the case of DAC/V<sub>COM</sub> channels, bits D15–D10 have no meaning.
- 7. Acknowledge after receiving the first byte.
- 8. Send a STOP or START condition on the bus or do not acknowledge the second byte to end the read transaction.

Communication may be terminated by sending a premature STOP or START condition on the bus, or by not acknowledging.

To read multiple registers:

- 1. Send a START condition on the bus.
- 2. Send the device address and read/write bit = LOW. The BUF22821 acknowledges this byte.
- Send either the OUT1 pointer address byte to start at the first DAC, or send the pointer address byte for whichever register is the first in the sequence of DACs/V<sub>COM</sub>s to be read. The BUF22821 begins with this DAC/V<sub>COM</sub> and steps through subsequent DACs/V<sub>COM</sub>s in sequential order.
- Send a START or STOP/START condition on the bus.
- Send the correct device address and read/write bit = HIGH. The BUF22821 acknowledges this byte.
- Receive two bytes of data. They are for the specified DAC/V<sub>COM</sub>. The first received byte is the most significant byte (bits D15–D8, only bits D9 and D8 have meaning), next is the least significant byte (bits D7–D0).
- Acknowledge after receiving each byte of data.

8. When all desired DACs have been read, send a STOP or START condition on the bus.

Communication may be terminated by sending a premature STOP or START condition on the bus, or by not sending the acknowledge bit. The reading of registers DieID, DieRev, and MaxBank is not supported in this mode of operation (they must be read using the single register read method).

#### Write: Nonvolatile Memory for the DAC Register

The BUF22821 is able to write to the nonvolatile memory of a single DAC/V<sub>COM</sub> in a single communication transaction. In contrast to the BUF20820, writing to multiple nonvolatile memory words in a single transaction is not supported. Valid DAC/V<sub>COM</sub> pointer addresses begin with *000000* (which corresponds to OUT1) through *010111* (which corresponds to OUT22).

When programming the nonvolatile memory, the analog supply voltage must be between 9V and 20V. Write commands are performed by setting the read/write bit LOW.

To write to a single nonvolatile register:

- Send a START condition on the bus.
- Send the device address and read/write bit = LOW. The BUF22821 acknowledges this byte. Only addresses 000000 to 010111 are valid and are acknowledged. See Table 5 for DAC/V<sub>COM</sub> addresses.
- 3. Send a DAC/ $V_{COM}$  pointer address byte. Set bit D7 = 0 and D6 = 0. Bits D5–D0 are the DAC/ $V_{COM}$  address.
- 4. Send two bytes of data for the nonvolatile register of the specified DAC/V<sub>COM</sub>. Begin by sending the most significant byte first (bits D15–D8, of which only bits D9 and D8 are data bits, and bits D15–D14 must be 01), followed by the least significant byte (bits D7–D0). The register is updated after receiving the second byte.
- 5. Send a STOP condition on the bus.

The BUF22821 acknowledges each data byte. If the master terminates communication early by sending a STOP or START condition on the bus, the specified nonvolatile register is not updated. Writing a nonvolatile register also updates the DAC/ $V_{COM}$  register and output voltage.

The DAC/V<sub>COM</sub> register and DAC/V<sub>COM</sub> output voltage are updated immediately, while the programming of the nonvolatile memory takes up to 250µs. Once a nonvolatile register write command



has been issued, no communication with the BUF22821 should take place for at least 250 $\mu$ s. Writing or reading over the serial interface while the nonvolatile memory is being written jeopardizes the integrity of the data being stored.

#### Read: Nonvolatile Memory for the DAC Register

To read the data present in nonvolatile register for a particular DAC/V $_{\rm COM}$  channel, the master must first issue a general-acquire command, or a single-acquire command with the appropriate DAC/V $_{\rm COM}$  channel chosen. This action updates both the DAC/V $_{\rm COM}$  register(s) and DAC/V $_{\rm COM}$  output voltage(s). The master may then read from the appropriate DAC/V $_{\rm COM}$  register as described earlier.

**Table 4. Other Register Pointer Addresses** 

REGISTER	POINTER ADDRESS
Die_Rev	111100
Die_ID	111101
MaxBank	111111

**Table 5. DAC Register Pointer Addresses** 

REGISTER	POINTER ADDRESS
OUT1	000000
OUT2	000001
OUT3	000010
OUT4	000011
OUT5	000100
OUT6	000101
OUT7	000110
OUT8	000111
OUT9	001000
OUT10	001001
OUT11	001010
OUT12	001011
OUT13	001100
OUT14	001101
OUT15	001110
OUT16	001111
OUT17	010000
OUT18	010001
V <sub>COM</sub> 1	010010
V <sub>COM</sub> 2	010011
OUT19	010100
OUT20	010101
OUT21	010110
OUT22	010111






Figure 13. Write DAC Register Timing

Figure 14. Read Register Timing






Figure 15. Write Nonvolatile Register Timing

**Figure 16. Acquire Operation Timing** 






Figure 17. General-Call Reset Timing

Figure 18. High-Speed Mode Timing



#### STATIC GAMMA CHANNELS

The BUF22821 offers two static gamma buffers. These two analog signal paths can be used to provide additional gamma channels. The STATOUTH pin is a buffered version of the STATINH pin. The STATOUTL pin is a buffered version of the STATINL pin. For typical output swing, see the Typical Characteristics.

#### **END-USER SELECTED GAMMA CONTROL**

Because the BUF22821 has two banks of nonvolatile memory, it is well-suited for providing two levels of gamma control by using the BKSEL pin, as shown in Figure 19. When the state of the BKSEL pin changes, the BUF22821 updates all 24 programmable buffer outputs simultaneously after  $750\mu s$  ( $\pm 80\mu s$ ).

To update all 24 programmable output voltages simultaneously via hardware:

Toggle the BKSEL pin to switch between Gamma Curve 0 (stored in Bank0) and Gamma Curve 1 (stored in Bank1).

All DAC/V<sub>COM</sub> registers and output voltages are updated simultaneously after approximately 750µs.




Figure 19. Gamma Control

#### **DYNAMIC GAMMA CONTROL**

Dynamic gamma control is a technique used to improve the picture quality in LCD television applications. This technique typically requires switching gamma curves between frames. Using the BKSEL pin to switch between two gamma curves will not likely lead to good results because of the  $750\mu s$  it takes to transfer the data from the nonvolatile memory to the DAC register. However, dynamic gamma control can still be accomplished by storing two gamma curves in an external EEPROM and writing directly to the DAC register (nonvolatile).

double register input structure programming time by allowing updated DAC values to be pre-stored into the first register bank. Storage of this data can occur while a picture is still being displayed. Because the data are only stored into the first register bank, the DAC/V<sub>COM</sub> output values remain unchanged—the display is unaffected. At the beginning or the end of a picture frame, the DAC/V<sub>COM</sub> outputs (and therefore, the gamma voltages) can be quickly updated by writing a '1' in bit 15 of any DAC/V<sub>COM</sub> register. For details on the operation of the double register input structure, see the Updating the DAC Outputs section.

To update all 24 programmable output voltages simultaneously via software:

STEP 1: Write to registers 1–24 with bit 15 always 'O'

**STEP 2:** Write any DAC/ $V_{COM}$  register a second time with identical data. Make sure that bit 15 is set to '1'. All DAC/ $V_{COM}$  channels are updated simultaneously after receiving the last bit of data.



#### PACKAGE OPTION ADDENDUM

10-Oct-2007

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
BUF22821AIDCPR	ACTIVE	HTSSOP	DCP	38	2000	Pb-Free (RoHS)	CU NIPDAU	Level-3-260C-168 HR

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




#### TAPE AND REEL BOX INFORMATION

# REEL DIMENSIONS Reel Diameter Reel Widtle



	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BUF22821AIDCPR	DCP	38	SITE 60	330	16	6.9	10.2	1.8	12	16	Q1






Device	Device Package		Site	Length (mm)	Width (mm)	Height (mm)
BUF22821AIDCPR	DCP	38	SITE 60	346.0	346.0	33.0

### DCP (R-PDSO-G\*\*)

#### PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

30 PIN SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protusions, mold flash not to exceed 0.15mm.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com. See the product data sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




# THERMAL PAD MECHANICAL DATA DCP (R-PDS0-G38)

#### THERMAL INFORMATION

This PowerPAD  $^{\mathsf{M}}$  package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Top View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

## DCP (R-PDSO-G38) PowerPAD™



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

	Applications	
amplifier.ti.com	Audio	www.ti.com/audio
dataconverter.ti.com	Automotive	www.ti.com/automotive
dsp.ti.com	Broadband	www.ti.com/broadband
interface.ti.com	Digital Control	www.ti.com/digitalcontrol
logic.ti.com	Military	www.ti.com/military
power.ti.com	Optical Networking	www.ti.com/opticalnetwork
microcontroller.ti.com	Security	www.ti.com/security
www.ti-rfid.com	Telephony	www.ti.com/telephony
www.ti.com/lpw	Video & Imaging	www.ti.com/video
	Wireless	www.ti.com/wireless
	dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti-rfid.com	amplifier.ti.com  dataconverter.ti.com  dsp.ti.com  interface.ti.com  logic.ti.com  power.ti.com  microcontroller.ti.com  www.ti-rfid.com  www.ti-com/lpw  Audio  Automotive  Broadband  Digital Control  Military  Optical Networking  Security  Telephony  Video & Imaging

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated