

FSB117H / FSB127H / FSB147H

mWSaver™ Fairchild Power Switch (FPS™)

Features

mWSaver™ Technology

- Achieve Low No-Load Power Consumption Less than 40mW at 230V_{AC} (EMI Filter Loss Included)
- Meets 2013 ErP Standby Power Regulation (Less than 0.5W Consumption with 0.25W Load) for ATX Power and LCD TV Power
- Eliminate X-Cap Discharge Resistor Loss with Ax-CAP™ Technology
- Linearly Decreased Switching Frequency at Light-Load Condition and Advanced Burst Mode Operation at No-Load Condition
- 700V High-Voltage JFET Startup Circuit to Eliminate the Startup Resistor Loss

Highly Integrated with Rich Features

- Internal Avalanche-Rugged 700V SenseFET
- Built-in 5ms Soft-Start
- Peak-Current-Mode Control
- Cycle-by-Cycle Current Limiting
- Leading-Edge Blanking (LEB)
- Synchronized Slope Compensation
- Proprietary Asynchronous Jitter to Reduce EMI

Advanced Protection

- Internal Overload / Open-Loop Protection (OLP)
- V_{DD} Under-Voltage Lockout (UVLO)
- V_{DD} Over-Voltage Protection (OVP)
- Constant Power Limit (Full AC Input Range)
- Internal Auto Restart Circuit (OLP, V_{DD} OVP, OTP)
- Internal OTP Sensor with Hysteresis
- Adjustable Peak Current Limit

Related Resources

- [Evaluation Board: FEBFSB127H_T001](#)
- [Fairchild Power Supply WebDesigner — Flyback Design & Simulation - In Minutes at No Expense](#)

Description

The FSB-series is a next-generation, green-mode Fairchild Power Switch (FPS™) incorporating Fairchild's innovative mWSaver™ technology, which dramatically reduces standby and no-load power consumption, enabling conformance to all worldwide Standby Mode efficiency guidelines. It integrates an advanced current-mode pulse width modulator (PWM) and an avalanche-rugged 700V SenseFET in a single package, allowing auxiliary power designs with higher standby energy efficiency, reduced size, improved reliability, and lower system cost than previous solutions.

Fairchild Semiconductor's mWSaver™ technology offers best-in-class minimum no-load and light-load power consumption. An innovative Ax-CAP™ method, one of the five proprietary mWSaver™ technologies, minimizes losses in the EMI filter stage by eliminating the X-cap discharge resistors while still meeting IEC61010-1 safety requirement. mWSaver™ Green Mode gradually decreases switching frequency as load decreases to minimize switching losses.

A new proprietary asynchronous jitter decreases EMI emission and built-in synchronized slope compensation allows stable peak-current-mode control over a wide range of input voltage. The proprietary internal line compensation ensures constant output power limit over entire universal line voltage range.

Requiring a minimum number of external components, the FSB-series provides a basic platform that is well suited for the cost-effective flyback converter design with low standby power consumption.

Applications

General-purpose switched-mode power supplies and flyback power converters, including:

- Auxiliary Power Supply for PC, Server, LCD TV, and Game Console
- SMPS for VCR, SVR, STB, DVD, and DVCD Player, Printer, Facsimile, and Scanner
- General Adapter
- LCD Monitor Power / Open-Frame SMPS

Ordering Information

Part Number	SenseFET	Operating Temperature Range	Package	Packing Method
FSB117HNY	1A 700V	-40°C to +105°C	8-pin, Dual In-Line Package (DIP)	Tube
FSB127HNY	2A 700V			
FSB147HNY	4A 700V			

Application Diagram




Figure 1. Typical Flyback Application

Table 1. Output Power Table⁽¹⁾

Product	230V _{AC} ±15% ⁽²⁾		85-265V _{AC}	
	Adapter ⁽³⁾	Open Frame ⁽⁴⁾	Adapter ⁽³⁾	Open Frame ⁽⁴⁾
FSB117H	10W	15W	9W	13W
FSB127H	14W	20W	11W	16W
FSB147H	23W	35W	17W	26W

Notes:

1. The maximum output power can be limited by junction temperature.
2. 230 V_{AC} or 100/115 V_{AC} with voltage doubler.
3. Typical continuous power in a non-ventilated enclosed adapter with sufficient drain pattern of printed circuit board (PCB) as a heat sink, at 50°C ambient.
4. Maximum practical continuous power in an open-frame design with sufficient drain pattern of printed circuit board (PCB) as a heat sink, at 50°C ambient.

The schematic diagram illustrates the UC1845B PWM controller in a buck converter application. The circuit includes the following components and connections:

- Power Input:** VDD (pin 2) is connected to the main power supply. HV (pin 5) is connected to a 5V source for the HV Startup circuit.
- Feedback Network:** The feedback signal is taken from the output (pin 1, GND) through a feedback network consisting of a 5.4V Zener diode (Z_{FB}), a 3R resistor, and an R resistor, connected to pin 3 (FB).
- Current Limiting:** The input current (I_{PK}) is sensed by a 50μA current source (I_{PK}) connected to pin 4 (IPK). The signal is processed by a Sample-and-Hold (S/H) circuit and a Current Limit Compensation block, which outputs V_{Limit} to the Current-Limit Comparator.
- Protection and Timing:**
 - UVLO:** Undervoltage Lockout circuit connected to VDD and a 12V/6V source.
 - Brownout Protection:** Connected to the VDD line.
 - Auto-Re-start Protection:** Receives OVP, OLP, and OTP signals.
 - Soft-Start:** A Soft-Start Comparator and Soft-Start block control the PWM signal.
 - Current-Limit Comparator:** Compares the sensed current with V_{Limit}.
 - PWM Comparator:** Compares the feedback signal with the reference.
 - Slope Compensation:** A network of resistors (3R, R) and a Zener diode (5.4V) connected to the FB pin.
 - Maximum Duty Cycle Limit:** A logic block that limits the duty cycle.
- Output Stage:** The PWM signal is driven by a Soft Driver and a PWM output stage, which drives the load through a MOSFET.
- Other Components:** The circuit includes an HV Startup circuit, a Line Voltage Sample Circuit, a Clock Generator, and an OSC1 oscillator.

Figure 2. Block Diagram

Pin Configuration




Figure 3. Pin Configuration

Pin Definitions

Pin #	Name	Description
1	GND	Ground. This pin internally connects to the SenseFET source and signal ground of the PWM controller.
2	VDD	Supply voltage of the IC. Typically the holdup capacitor connects from this pin to ground. Rectifier diode in series with the transformer auxiliary winding connects to this pin to supply bias during normal operation.
3	FB	Feedback. The signal from the external compensation circuit connects to this pin. The PWM duty cycle is determined by comparing the signal on this pin and the internal current-sense signal.
4	IPK	Adjust peak current. Typically a resistor connects from this pin to the GND pin to program the current-limit level. The internal current source (50μA) introduces voltage drop across the resistor, which determines the current limit level of pulse-by-pulse current limit.
5	HV	Startup. Typically, resistors in series with diodes from the AC line connect to this pin to supply internal bias and to charge the external capacitor connected between the VDD pin and the GND pin during startup. This pin is also used to sense the line voltage for brownout protection and AC line disconnection detection.
6	Drain	SenseFET drain. This pin is designed to directly drive the transformer.
7		
8		

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
V_{DRAIN}	Drain Pin Voltage ^(5,6)			700	V
I_{DM}	Drain Current Pulsed ⁽⁷⁾	FSB117H		4.0	A
		FSB127H		8.0	
		FSB147H ⁽⁹⁾		9.6	
E_{AS}	Single Pulsed Avalanche Energy ⁽⁸⁾	FSB117H		50	mJ
		FSB127H		140	
		FSB147H		120	
V_{DD}	DC Supply Voltage			30	V
V_{FB}	FB Pin Input Voltage		-0.3	7.0	V
V_{IPK}	IPK Pin Input Voltage		-0.3	7.0	V
V_{HV}	HV Pin Input Voltage			700	V
P_D	Power Dissipation ($T_A < 50^\circ\text{C}$)			1.5	W
T_J	Operating Junction Temperature		-40	Internally Limited ⁽¹⁰⁾	$^\circ\text{C}$
T_{STG}	Storage Temperature Range		-55	+150	$^\circ\text{C}$
T_L	Lead Soldering Temperature (Wave Soldering or IR, 10 Seconds)			+260	$^\circ\text{C}$
ESD	Electrostatic Discharge Capability, All Pins Except HV Pin	Human Body Model: JESD22-A114	5.50		kV
		Charged Device Model: JESD22-C101	2.00		
	Electrostatic Discharge Capability, All Pins Including HV Pin	Human Body Model: JESD22-A114	3.00		
		Charged Device Model: JESD22-C101	1.25		

Notes:

- All voltage values, except differential voltages, are given with respect to the network ground terminal.
- Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
- Non-repetitive rating: pulse width is limited by maximum junction temperature.
- $L=51\text{mH}$, starting $T_J=25^\circ\text{C}$.
- $L=14\text{mH}$, starting $T_J=25^\circ\text{C}$.
- Internally limited by Over-Temperature Protection (OTP). Refer to T_{OTP} .

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
R_{HV}	Resistor Connect to HV Pin for Full Range Input Detection	150	250	k Ω

Thermal Resistance Table

Symbol	Parameter	Typ.	Unit
θ_{JA}	Junction-to-Air Thermal Resistance	86	$^\circ\text{C/W}$
ψ_{JT}	Junction-to-Package Thermal Resistance ⁽¹¹⁾	20	$^\circ\text{C/W}$

Note:

- Measured on the package top surface.

Electrical Characteristics

$V_{DD}=15V$, $T_A=25^\circ C$ unless otherwise specified.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
SenseFET Section⁽¹²⁾						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{DS}=700V$, $V_{GS}=0V$	700			V
I_{DSS}	Zero-Gate-Voltage Drain Current	$V_{DS}=700V$, $V_{GS}=0V$			50	μA
		$V_{DS}=560V$, $V_{GS}=0V$, $T_C=125^\circ C$			200	
$R_{DS(ON)}$	Drain-Source On-State Resistance ⁽¹³⁾	FSB117H $V_{GS}=10V$, $I_D=0.5A$		8.8	11.0	Ω
		FSB127H		6.0	7.2	
		FSB147H $V_{GS}=10V$, $I_D=2.5A$		2.3	2.7	
C_{ISS}	Input Capacitance	FSB117H $V_{GS}=0V$, $V_{DS}=25V$, $f=1MHz$		250	325	pF
		FSB127H		550	715	
		FSB147H		450	500	
C_{OSS}	Output Capacitance	FSB117H $V_{GS}=0V$, $V_{DS}=25V$, $f=1MHz$		25	33	pF
		FSB127H		38	50	
		FSB147H		60	72	
C_{RSS}	Reverse Transfer Capacitance	FSB117H $V_{GS}=0V$, $V_{DS}=25V$, $f=1MHz$		10	15	pF
		FSB127H		17	26	
		FSB147H		7	21	
$t_{d(on)}$	Turn-On Delay	FSB117H $V_{DS}=350V$, $I_D=1.0A$		12	34	ns
		FSB127H		20	50	
		FSB147H		12	35	
t_r	Rise Time	FSB117H $V_{DS}=350V$, $I_D=1.0A$		4	18	ns
		FSB127H		15	40	
		FSB147H		20	50	
$t_{d(off)}$	Turn-Off Delay	FSB117H $V_{DS}=350V$, $I_D=1.0A$		30	70	ns
		FSB127H		55	120	
		FSB147H		30	70	
t_f	Fall Time	FSB117H $V_{DS}=350V$, $I_D=1.0A$		10	30	ns
		FSB127H		25	60	
		FSB147H		16	42	

Continued on the following page...

Electrical Characteristics (Continued)V_{DD}=15V, T_A=25°C unless otherwise specified.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Control Section						
VDD Section						
V _{DD-ON}	UVLO Start Threshold Voltage		11	12	13	V
V _{DD-OFF1}	UVLO Stop Threshold Voltage		5	6	7	V
V _{DD-OFF2}	I _{DD-OLP} Enable Threshold Voltage		8	9	10	V
V _{DD-OLP}	V _{DD} Voltage Threshold for HV Startup Turn-On at Protection Mode		5	6	7	V
I _{DD-ST}	Startup Supply Current	V _{DD-ON} – 0.16V			30	μA
I _{DD-OP1}	Operating Supply Current with Normal Switching Operation	V _{DD} =15V, V _{FB} =3V			3.8	mA
I _{DD-OP2}	Operating Supply Current without Switching Operation	V _{DD} =15V, V _{FB} =1V			1.8	mA
I _{DD-OLP}	Internal Sinking Current	V _{DD-OLP} + 0.1V	30	60	90	μA
V _{DD-OVP}	V _{DD} Over-Voltage Protection		27	28	29	V
t _{D-VDDOVP}	V _{DD} Over-Voltage Protection Debounce Time		70	140	210	μs
HV Section						
I _{HV}	Supply Current Drawn from HV Pin	HV=120V _{DC} , V _{DD} =0V with 10μF	1.5		5.0	mA
I _{HV-LC}	Leakage Current after Startup	HV=700V, V _{DD} =V _{DD-OFF1} +1V			10	μA
V _{AC-ON}	Brown-in Threshold Level (V _{DC})	DC Voltage Applied to HV Pin Through 200kΩ Resistor	105	110	115	V
V _{AC-OFF}	Brownout Threshold Level (V _{DC})			V _{AC-ON} -10		V
t _{UVP}	Brownout Protection Time		0.8	1.2	1.6	s
Oscillator Section						
f _{OSC}	Frequency in Nominal Mode	Center Frequency	94	100	106	kHz
		Hopping Range	±4.0	±6.0	±8.0	
t _{HOP}	Hopping Period ⁽¹²⁾			20		ms
f _{OSC-G}	Green-Mode Frequency		20	23	26	kHz
f _{DV}	Frequency Variation vs. V _{DD} Deviation	V _{DD} =11V to 22V			5	%
f _{DT}	Frequency Variation vs. Temperature Deviation ⁽¹²⁾	T _A =-40 to 105°C			5	%

Continued on the following page...

Electrical Characteristics (Continued)V_{DD}=15V, T_A=25°C unless otherwise specified.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Feedback Input Section						
A _V	Internal Voltage Dividing Factor of FB Pin ⁽¹²⁾		1/4.5	1/4.0	1/3.5	V/V
Z _{FB}	Pull-Up Impedance of FB Pin		15	21	27	kΩ
V _{FB-OPEN}	FB Pin Pull-Up Voltage	FB Pin Open	5.2	5.4	5.6	V
V _{FB-OLP}	FB Voltage Threshold to Trigger Open-Loop Protection		4.3	4.6	4.9	V
t _{D-OLP}	Delay of FB Pin Open-Loop Protection		46	56	66	ms
V _{FB-N}	FB Voltage Threshold to Exit Green Mode	V _{FB} is Rising	2.4	2.6	2.8	V
V _{FB-G}	FB Voltage Threshold to enter Green Mode	V _{FB} is Falling		V _{FB-N} -0.2		V
V _{FB-ZDC}	FB Voltage Threshold to Enter Zero-Duty State	V _{FB} is Falling	1.95	2.05	2.15	V
V _{FB-ZDCR}	FB Voltage Threshold to Exit Zero-Duty State	V _{FB} is Rising		V _{FB-ZDC} +0.1		V
IPK Pin Section						
V _{IPK-OPEN}	IPK Pin Open Voltage		3.0	3.5	4.0	V
V _{IPK-H}	Internal Upper Clamping Voltage of IPK Pin				3 ⁽¹²⁾	V
V _{IPK-L}	Internal Lower Clamping Voltage of IPK Pin		1.5 ⁽¹²⁾			V
I _{PK}	Internal Current Source of IPK Pin	T _A =-40 to 105°C, V _{IPK} =2.25V	45	50	55	μA
I _{LMT-FL-H}	Current Limit Plateau when I _{PK} Pin Voltage is Internally Clamped to Upper Limit	FSB117H	0.72	0.80	0.88	A
		FSB127H	0.90	1.00	1.10	
		FSB147H	1.35	1.50	1.65	
I _{LMT-VA-H}	Initial Current Limit when I _{PK} Pin Voltage is Internally Clamped to Upper Limit	FSB117H		I _{LMT-FL-H} -0.20		A
		FSB127H		I _{LMT-FL-H} -0.25		
		FSB147H		I _{LMT-FL-H} -0.37		
I _{LMT-FL-L}	Current Limit Plateau when I _{PK} Pin Voltage is Internally Clamped to Lower Limit	FSB117H	0.36	0.40	0.44	A
		FSB127H	0.45	0.50	0.55	
		FSB147H	0.67	0.75	0.83	
I _{LMT-VA-L}	Initial Current Limit when I _{PK} Pin Voltage is Internally Clamped to Lower Limit	FSB117H		I _{LMT-FL-L} -0.10		A
		FSB127H		I _{LMT-FL-L} -0.12		
		FSB147H		I _{LMT-FL-L} -0.18		

Continued on the following page...

Electrical Characteristics (Continued)V_{DD}=15V, T_A=25°C unless otherwise specified.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Current-Sense Section⁽¹⁴⁾						
t _{PD}	Current Limit Turn-Off Delay			100	200	ns
t _{LEB}	Leading-Edge Blanking Time		230	280	330	ns
t _{SS}	Soft-Start Time ⁽¹²⁾			5		ms
GATE Section⁽¹⁴⁾						
DCY _{MAX}	Maximum Duty Cycle		70			%
Over-Temperature Protection Section (OTP)						
T _{OTP}	Junction Temperature to trigger OTP ⁽¹²⁾		135	142	150	°C
ΔT _{OTP}	Hysteresis of OTP ⁽¹²⁾			25		°C

Notes:

12. Guaranteed by design; not 100% tested in production.
 13. Pulse test: pulse width ≤ 300μs, duty ≤ 2%.
 14. These parameters, although guaranteed, are tested in wafer-sort process.

Typical Characteristics




Figure 4. V_{DD-ON} vs. Temperature




Figure 5. V_{DD-OFF1} vs. Temperature




Figure 6. V_{DD-OFF2} vs. Temperature




Figure 7. V_{DD-OVP} vs. Temperature




Figure 8. V_{DD-LH} vs. Temperature




Figure 9. I_{DD-OP1} vs. Temperature




Figure 10. V_{AC-ON} vs. Temperature




Figure 11. V_{AC-ON} - V_{AC-OFF} vs. Temperature

Typical Characteristics




Figure 12. V_{FB-OPEN} vs. Temperature




Figure 13. V_{FB-OLP} vs. Temperature




Figure 14. Z_{FB} vs. Temperature




Figure 15. I_{PK} vs. Temperature




Figure 16. f_{osc} vs. Temperature




Figure 17. f_{osc-G} vs. Temperature




Figure 21. Current Limit Variation During Soft-Start

Adjustable Peak Current Limit & H/L Line Compensation for Constant Power Limit

To make the limited output power constant regardless of the line voltage condition, a special current-limit profile with sample and hold is used (as shown in Figure 22). The current-limit level is sampled and held at the falling edge of gate drive signal as shown in Figure 23. Then, the sampled current limit level is used for the next switching cycle. The sample-and-hold function prevents sub-harmonic oscillation in current-mode control.

The current-limit level increases as the duty cycle increases, which reduces the current limit as duty cycle decreases. This allows lower current-limit level for high-line voltage condition where the duty cycle is smaller than that of low line. Therefore, the limited maximum output power can remain constant even for a wide input voltage range.

The peak current limit is programmable using a resistor on the IPK pin. The internal current 50μA source for the IPK pin generates voltage drop across the resistor. The voltage of the IPK pin determines the current-limit level. Since the upper and lower clamping voltage of the IPK pin are 3V and 1.5V, respectively, the suggested resistor value is from 30kΩ to 60kΩ.




Figure 22. I_{LMT} vs. PWM Turn-On Time




Figure 23. Current Limit Variation with Duty Cycle

mWSaver™ Technology

Ax-CAP™ to Remove X-Cap Discharge Resistor

The EMI filter in the front end of the switched mode power supply typically includes a capacitor across the AC line connector, as shown in Figure 24. Most of the safety regulations, such as UL 1950 and IEC61010-1, require the capacitor be discharged to a safe level within a given time after unplugged from the power outlet. Typically a discharge resistor across the capacitor is used to ensure the capacitor is discharged naturally, which however introduces power loss of the power supply. As power level increases, the EMI filter capacitor tends to increase, requiring a smaller discharge resistor to maintain same discharge time. This typically results in more power dissipation in high-power applications. The innovative Ax-CAP™ technology intelligently discharges the filter capacitor only when the power supply is unplugged from the power outlet. Since the Ax-CAP™ discharge circuit is disabled in normal operation, the power loss in the EMI filter size can be virtually removed.




Figure 24. AX-Cap™ Circuit

Green Mode

The FSB-series modulates the PWM frequency as a function of FB voltage, as shown in Figure 25. Since the output power is proportional to the FB voltage in current-mode control, the switching frequency decreases as load decreases. In heavy-load conditions, the switching frequency is 100kHz. Once V_{FB} decreases below V_{FB-N} (2.6V), the PWM frequency linearly decreases from 100kHz to 23kHz to reduce switching losses at light-load condition. As V_{FB} decreases to V_{FB-G} (2.4V), the switching frequency is fixed at 23kHz.

As V_{FB} falls below V_{FB-ZDC} (2.1V), the FSB-series enters Burst Mode operation, where PWM switching is disabled. Then, the output voltage starts to drop, causing the feedback voltage to rise. Once V_{FB} rises above $V_{FB-ZDCR}$, switching resumes. Burst Mode alternately enables and disables switching, thereby reducing switching loss to reduce power consumption, as shown in Figure 26.




Figure 25. PWM Frequency




Figure 26. Burst-Mode Operation

Protections

The FSB-series provides protection function, that include Overload / Open-Loop Protection (OLP), Over-Voltage Protection (OVP), and Over-Temperature Protection (OTP). All the protections are implemented as Auto-Restart Mode. Once the fault condition is detected, switching is terminated and the SenseFET remains off. This causes V_{DD} to fall. When V_{DD} falls to 6V, the protection is reset and HV startup circuit charges V_{DD} up to 12V voltage, allowing re-startup.

Open-Loop / Overload Protection (OLP)

Because of the pulse-by-pulse current-limit capability, the maximum peak current through the SenseFET is limited and maximum input power is limited. If the output consumes more than the limited maximum power, the output voltage (V_O) drops below the set voltage. Then the current through the opto-coupler LED and the transistor become virtually zero and FB voltage is pulled HIGH as shown in Figure 27. If feedback voltage is above 4.6V for longer than 56ms, OLP is triggered. This protection is also triggered when the feedback loop is open due to a soldering defect.




Figure 27. OLP Operation

V_{DD} Over-Voltage Protection (OVP)

If the secondary-side feedback circuit malfunctions or a solder defect causes an opening in the feedback path, the current through the opto-coupler transistor becomes virtually zero. Then feedback voltage climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection triggers. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before the overload protection triggers, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an OVP circuit is employed. Since V_{DD} voltage

is proportional to the output voltage by the transformer coupling, the over voltage of output is indirectly detected using V_{DD} voltage. The OVP is triggered when V_{DD} voltage reaches 28V. Debounce time (typically 150μs) is applied to prevent false triggering by switching noise.

Over-Temperature Protection (OTP)

The SenseFET and the control IC are integrated in one package. This makes it easy for the control IC to detect the abnormal over temperature of the SenseFET. If the temperature exceeds approximately 140°C, the OTP is triggered and the MOSFET remains off. When the junction temperature drops by 25°C from OTP temperature, the FSB-series resumes normal operation.

Two-Level UVLO

Since all the protections of the FSB-series are auto-restart, the power supply repeats shutdown and re-startup until the fault condition is removed. FSB-series has two-level UVLO, which is enabled when protection is triggered, to delay the re-startup by slowing down the discharge of V_{DD} . This effectively reduces the input power of the power supply during the fault condition, minimizing the voltage/current stress of the switching devices. Figure 28 shows the normal UVLO operation and two-step UVLO operation. When V_{DD} drops to 6V without triggering the protection, PWM stops switching and V_{DD} is charged up by the HV startup circuit. Meanwhile, when the protection is triggered, FSB-series has a different V_{DD} discharge profile. Once the protection is triggered, the IC stops switching and V_{DD} drops. When V_{DD} drops to 9V, the operating current becomes very small and V_{DD} is slowly discharged. When V_{DD} is naturally discharged down to 6V, the protection is reset and V_{DD} is charged up by the HV startup circuit. Once V_{DD} reaches 12V, the IC resumes switching operation.




Figure 28. Two-Level UVLO

Application	Fairchild Devices	Input Voltage Range	Output
Standby Auxiliary Power	FSB127H	85V _{AC} ~ 265V _{AC}	5V/3.2A




Figure 29. Schematic of Typical Application Circuit

Typical Application Circuit (Continued)

Transformer Specification

- Core: EI 22
- Bobbin: EI 22





Figure 30. Transformer Specification

	Pin (S → F)	Wire	Turns	Winding Method
N _a	4 → 5	0.15φ×1	12	Solenoid Winding
Insulation: Polyester Tape t = 0.025mm, 1-Layer				
N _p /2	3 → 2	0.27φ×1	31	Solenoid Winding
Insulation: Polyester Tape t = 0.025mm, 2-Layer				
N _{5v}	6 → 10	0.55φ×2	5	Solenoid Winding
Insulation: Polyester Tape t = 0.025mm, 2-Layer				
N _p /2	2 → 1	0.27φ×1	31	Solenoid Winding
Insulation: Polyester Tape t = 0.025mm, 2-Layer				

	Pin	Specification	Remark
Primary-Side Inductance	1 – 3	900μH ±10%	100kHz, 1V
Primary-Side Effective Leakage	1 – 3	< 30μH Maximum	Short All Other Pins

Physical Dimensions



NOTES:

- A) THIS PACKAGE CONFORMS TO JEDEC MS-001 VARIATION BA
- B) CONTROLLING DIMS ARE IN INCHES
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D) DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1982
- E) DRAWING FILENAME AND REVISION: MKT-N08MREV1.

Figure 31. 8-Pin, Dual In-Line Package (DIP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
<http://www.fairchildsemi.com/packaging/>



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™	F-PFS™	PowerTrench®	The Power Franchise®
AccuPower™	FRFET®	PowerXS™	the power franchise
AX-CAP™*	Global Power Resource™	Programmable Active Droop™	TinyBoost™
BITSiC™	GreenBridge™	QFET®	TinyBuck™
Build it Now™	Green FPS™	QS™	TinyCalc™
CorePLUS™	Green FPS™ e-Series™	Quiet Series™	TinyLogic®
CorePOWER™	Gmax™	RapidConfigure™	TINYOPTO™
CROSSVOLT™	GTO™		TinyPower™
CTL™	IntelliMAX™	Saving our world, 1mW/W/kW at a time™	TinyPWM™
Current Transfer Logic™	ISOPLANAR™	SignalWise™	TinyWire™
DEUXPEED®	Making Small Speakers Sound Louder and Better™	SmartMax™	Tran SiC™
Dual Cool™	MegaBuck™	SMART START™	TriFault Detect™
EcoSPARK®	MICROCOUPLER™	Solutions for Your Success™	TRUECURRENT®*
EfficientMax™	MicroFET™	SPM®	µSerDes™
ESBC™	MicroPak™	STEALTH™	
	MicroPak2™	SuperFET®	SerDes™
Fairchild®	MillerDrive™	SuperSOT™-3	UHC®
Fairchild Semiconductor®	MotionMax™	SuperSOT™-6	Ultra FRFET™
FACT Quiet Series™	Motion-SPM™	SuperSOT™-8	UniFET™
FACT®	mWSaver™	SupreMOS®	VCX™
FAST®	OptoHit™	SyncFET™	VisualMax™
FastvCore™	OPTOLOGIC®	Sync-Lock™	VoltagePlus™
FETBench™	OPTOPLANAR®		XS™
FlashWriter®*			
FPS™			

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I61