
INTEGRATED CIRCUITS



Product specification Supersedes data of 1997 Feb 06 File under Integrated Circuits, IC02 2000 Aug 30



FEATURES

- Gamma adjust
- Dynamic black control (adaptive black)
- All input signals clamped on black-levels
- Automatic cut-off control, alternative: output clamping
 on fixed levels
- Three adjustable reference voltage levels via the I²C-bus for automatic cut-off control
- Luminance/colour difference interface
- Two luminance input levels allowed
- Two RGB interfaces controlled by either fast switches or by the I²C-bus
- Two peak drive limiters, selection via the I²C-bus
- Blue stretch; selection via the I²C-bus
- Luminance output for Scan Velocity Modulation (SCAVEM)
- Extra luminance output; same pin can be used as hue control output e.g. for the TDA4650 and TDA4655
- Non standard operations like 50 Hz vertical at 32 kHz horizontal are also possible
- Either 2 or 3 level sandcastle pulse applicable
- High bandwidth for 32 kHz application
- White point adjusts via the I²C-bus
- Average beam current and improved peak drive limiting
- Two switch-on delays to prevent discoloration during start-up
- All functions and features programmable via the I²C-bus
- PAL/SECAM or NTSC matrix selection.

GENERAL DESCRIPTION

The TDA4780 is a monolithic integrated circuit with a luminance and a colour difference interface for video processing in TV receivers. Its primary function is to process the luminance and colour difference signals from a colour decoder which is equipped e.g. with the multistandard decoder TDA4655 or TDA9160 plus delay line TDA4661 or TDA4665 and the Picture Signal Improvement (PSI) IC TDA467X or from a feature module.



The required input signals are:

- Luminance and negative colour difference signals
- 2 or 3-level sandcastle pulse for internal timing pulse generation
- I²C-bus data and clock signals.

Two sets of analog RGB colour signals can also be inserted, e.g. one from a peritelevision connector (SCART plug) and the other one from an On-Screen Display (OSD) generator. The TDA4780 has I²C-bus control of all parameters and functions with automatic cut-off control of the picture tube cathode currents. It provides RGB output signals for the video output stages. In clamped output mode it can also be used as an RGB source.

The main differences with the sister type TDA4680 are:

- Additional features; namely gamma adjust, adaptive black, blue stretch and two different peak drive limiters
- The measurement lines are triggered by the trailing edge of the vertical component of the sandcastle pulse
- I²C-bus receiver only; automatic white level control is not provided; the white levels are determined directly by the I²C-bus data
- The TDA4780 is pin compatible (except pin 18) with the TDA4680. The I²C-bus slave address can be used for both ICs. When a function of the TDA4780 is not included in the TDA4680, the I²C-bus command is not executed. Special commands (except control bit FSWL) for the TDA4680 will be ignored by the TDA4780.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _P	supply voltage (pin 5)		7.2	8.0	8.8	V
I _P	supply current (pin 5)		80	100	120	mA
V _{8(p-p)}	input signal (composite signal; VBS; peak-to-peak value)	adaption to two signal levels bit YHI = 0	_	0.45	_	V
		bit YHI = 1	_	1.43	_	V
V _{6(p-p)}	–(B – Y) input signal (peak-to-peak value)		-	1.33	-	V
V _{7(p-p)}	–(R – Y) input signal (peak-to-peak value)		-	1.05	_	V
V ₁₄	required voltage range for	three-level				
	sandcastle pulse	H + V	2.0	2.5	3.0	V
		Н	4.0	4.5	4.9	V
		BK	6.1	_	V _P + 5.8	V
		two-level				
		H + V	2.0	2.5	3.0	V
		ВК	4.0	_	V _P + 5.8	V
V _{i(p-p)}	RGB input signals at pins 2, 3, 4, 10, 11 and 12 (peak-to-peak value)		-	0.7	-	V
V _{24,22,20} (nom)	nominal signal amplitude for RGB output at pins 24, 22 and 20 (black-white)		1.7	2.0	2.3	V
T _{amb}	ambient temperature		-20	-	+70	°C


ORDERING INFORMATION

TYPE		PACKAGE	
NUMBER	NAME	DESCRIPTION	VERSION
TDA4780	DIP28	plastic dual in-line package; 28 leads (600 mil)	SOT117-1

BLOCK DIAGRAM



RGB video processor with automatic cut-off control and gamma adjust



RGB video processor with automatic cut-off control and gamma adjust

PINNING

SYMBOL	PIN	DESCRIPTION					
FSW ₂	1	fast switch 2 input					
R ₂	2	red input 2					
G ₂	3	green input 2					
B ₂	4	blue input 2					
VP	5	supply voltage					
–(B – Y)	6	colour difference input –(B – Y)		F	SW ₂ 1	U	28 SCL
–(R – Y)	7	colour difference input –(R – Y)					
Y	8	luminance input			R ₂ 2		27 SDA
GND	9	ground	1		G ₂ 3		26 YHUE
R ₁	10	red input 1]		B ₂ 4		25 C _R
G ₁	11	green input 1	1		V _P 5		24 R _O
B ₁	12	blue input 1]	-(B	– Y) 6		23 C _G
FSW ₁	13	fast switch 1 input]	–(R	– Y) 7		22 G _O
SC	14	sandcastle pulse input		·	Y 8	TDA4780	21 C _B
BCL	15	average beam current limiting input					
C _{PDL}	16	storage capacitor for peak drive					20 BO
		limiting			R ₁ 10		19 CI
CL	17	storage capacitor for leakage current compensation			G ₁ 11 B ₁ 12		18 C _{PDST}
C _{PDST}	18	storage capacitor for peak dark		F	SW ₁ 13		16 C _{PDL}
CI	19	cut-off measurement input		I			
B _O	20	blue output			SC 14		15 BCL
C _B	21	blue cut-off storage capacitor				MGE87	4
G _O	22	green output					
C _G	23	green cut-off storage capacitor					
R _O	24	red output					
C _R	25	red cut-off storage capacitor]				
YHUE	26	Y-output or hue adjust output]				
SDA	27	I ² C-bus serial data input or acknowledge output			F in 0	Die eestiw	
SCL	28	I ² C-bus serial clock input			Fig.3	Pin configu	iration.

RGB video processor with automatic cut-off control and gamma adjust

FUNCTIONAL DESCRIPTION

Signal input stages

The TDA4780 contains 3 sets of input signal stages for:

- 1. Luminance and colour difference signals:
 - a) Y: 0.45 V (p-p) VBS or 1.43 V (p-p) VBS; selectable via the l²C-bus
 - b) -(R Y): 1.05 V (p-p)
 - c) -(B Y): 1.33 V (p-p).

The capacitively coupled signals are matrixed to RGB signals by either a PAL/SECAM or NTSC matrix (selected via the l^2 C-bus).

- 2. (RGB)₁ signals: 0.7 V (p-p) VB; capacitively coupled (e.g. from external source)
- (RGB)₂ signals: 0.7 V (p-p) VB; capacitively coupled (e.g. video text and OSD).

All input signals are clamped in order to have the same black levels at the signal switch input. Displayed signals must be synchronous with the sandcastle pulse.

Signal switches

Both fast signal switches can be operated by switching pins (e.g. SCART facilities) or set via the I^2C -bus. With pin FSW₁ the luminance and colour difference signals or the (RGB)₁ signals can be selected and with pin FSW₂ the above selected signals or the (RGB)₂ signals are enabled. During the vertical and horizontal blanking time an artificial black level equal to the clamped black level is inserted in order to clip off the sync pulse of the luminance signal and to suppress hum during the cut-off measurement time and eliminate noise during these intervals.

Saturation, contrast and brightness

Saturation, contrast and brightness adjustments are controlled via the l²C-bus and act on luminance and colour difference signals as well as on RGB input signals. Gamma acts on the luminance content of the input signals.

Gamma adjust stage

The gamma adjust stage has a non-linear transmission characteristic according to the formula $y = x^{gamma}$, where x represents the input and y the output signal. If gamma is smaller than unity, the lower parts of the signal are amplified with higher gain.

Adaptive black (ADBL)

The adaptive black stage detects the lowest voltage of the luminance component of the internal RGB signals during the scanning time and shifts it to the nominal black level. In order to keep the nominal white level the contrast is increased simultaneously.

Blue stretch (BLST)

The blue stretch channel gets additional amplification if the blue signal is greater than 80% of the nominal signal amplitude. In this event the white point is shifted towards higher colour temperature so that white parts of a picture seem to be brighter.

Measurement pulse and blanking stage

During the vertical and horizontal blanking time and the measurement period the signals are blanked to an ultra black level, so that the leakage current of the picture tube can be measured and automatically compensated for.

During the cut-off measurement lines (one line period for each R, G or B) the output signal levels are at cut-off measurement level.

The vertical blanking period is timed by the sandcastle pulse. The measurement pulses (leakage, R, G and B) are triggered by the negative going edge of the vertical pulse of the sandcastle pulse and start after the following horizontal pulse.

The IC is prepared for $2f_H$ (32 kHz) application.

Output amplifier and white adjust potentiometer

The RGB signals are amplified to nominal 2 V (p-p), the DC-levels are shifted according to cut-off control. The nominal signal amplitude can be varied by $\pm 50\%$ by the white point adjustment via the l²C-bus (individually for RGB respectively).

Automatic cut-off control

During the leakage measurement time the leakage current is compensated in order to get a reference voltage at the cut-off measurement information pin. This compensation value is stored in an external capacitor. During cut-off current measurement times for the R, G and B channels, the voltage at this pin is compared with the reference voltage, which is individually adjustable via the I²C-bus for each colour channel. The control voltages that are derived in this way are stored in the external feedback capacitors. Shift stages add these voltages to the corresponding output signals. The automatic cut-off control may be disabled via the I²C-bus. In this mode the output voltage is clamped to 2.5 V. Clamping periods are the same as the cut-off measurement periods.

Signal limiting

The TDA4780 provides two kinds of signal limiting. First, an average beam limiting, that reduces the signal level if a certain average is exceeded. Second, a peak drive limiting, that is activated if one of the RGB signals even shortly exceeds a via the I²C-bus adjusted threshold. The latter can be either referenced to the cut-off measurement level of the outputs or to ground.

When signal limiting occurs, the contrast is reduced, and at minimum contrast the brightness is reduced additionally.

Sandcastle decoder and timer

A 3-level detector separates the sandcastle pulse into combined line and field pulses, line pulses, and clamping pulses. The timer contains a line counter and controls the cut-off control measurement.

Application with a 2-level 5 V sandcastle pulse is possible.

Switch-on delay circuit

After switch-on all signals are blanked and a warm-up test pulse is fed to the outputs during the cut-off measurement lines. If the voltage at the cut-off measurement input exceeds an internal level the cut-off control is enabled but the signal remains still blanked. In the event of output clamping, the cut-off control is disabled and the switch-on procedure will be skipped.

Y output and hue adjust

The TDA4780 contains a digital-to-analog converter for hue adjust. The analog information can be fed, e.g. to the multistandard decoder TDA4650 or TDA4655. This output pin may be switched to a Y output signal, which can be used for scan velocity modulation. The Y output is the Y input signal or the matrixed (RGB) input signal according to the switch position of the fast switch.

I²C-bus

The TDA4780 contains an $\ensuremath{I^2C}\xspace$ bus receiver for control functions.

ESD protection

The pins are provided with protection diodes to ground and supply voltage (see Chapter "Internal pin configuration"). I²C-bus input pins do not shunt the I²C-bus signals in the event of missing supply voltage.

EMC

The pins are protected against electromagnetic radiation.

I²C-BUS RECEIVER

A6	A5	A4	A3	A2	A1	A0	W
1	0	0	0	1	0	0	0

Note

- 1. Explanation for the cell contents of the table:
 - a) W means write.

Table 2 Slave receiver format (write mode; bit BREN = 0); see Figs 4 to 6; note 1

S	SLAVE ADDRESS	Α	SUBADDRESS ⁽²⁾	Α	DATA BYTE	Α	Ρ
					n data bytes with auto-increment of subaddresses		

Notes

- 1. Explanation for the cell contents of the table:
 - a) S means START condition.
 - b) P means STOP condition.
 - c) A means acknowledge.
- 2. All subaddresses within the range 00H to 0FH are automatically incremented. The subaddress counter wraps around from 0FH to 00H. Only in this event 0FH will be acknowledged. Subaddresses outside the range 00H to 0EH are not acknowledged by the device and neither auto-increment nor any other internal operation takes place. All eight bits of the subaddress have to be decoded by the device.


Table 3 Slave receiver format (write mode; bit BREN = 1); see Figs 4 and 5; note 1


							<u> </u>
S	SLAVE ADDRESS	А	SUBADDRESS	А	DATA BYTE ⁽²⁾	Α	Ρ


Notes

- 1. Explanation for the cell contents of the table:
 - a) S means START condition.
 - b) P means STOP condition.
 - c) A means acknowledge.
- 2. Auto-increment is not possible.

RGB video processor with automatic cut-off control and gamma adjust







RGB video processor with automatic cut-off control and gamma adjust

l ² C-	BUS CONT	ROLLED	BITS	ANALOG	SWITCH		SELECTE	D SIGNALS	
FSON2	FSDIS2	FSON1	FSDIS1	FSW2 (pin 1)	FSW1 (pin 13)	RGB ₂ (pins 2, 3 and 4)	ADBL	RGB ₁ (pins 10, 11 and 12)	TV (pins 6, 7 and 8)
0	0	0	0	L	L	_	active	-	ON
				L	Н	_	active	ON	_
				Н	Х	ON	inactive	_	_
0	0	0	1	L	Х	-	active	-	ON
				Н	Х	ON	inactive	-	_
0	0	1	Х	L	Х	_	active	ON	-
				Н	Х	ON	inactive	_	_
0	1	0	0	Х	L	_	active	_	ON
				Х	Н	_	active	ON	_
0	1	0	1	Х	Х	_	active	_	ON
0	1	1	Х	Х	Х	_	active	ON	_
1	0	Х	Х	L	Х	ON	active	_	_
				Н	Х	ON	inactive	_	_
1	1	Х	Х	Х	Х	ON	active	_	_

 Table 4
 Signal input selection and effect on adaptive black measurements by fast source switches and I²C-bus; note 1

Note

- 1. Explanation for the cell contents of the table:
 - a) H = analog switch (pins 1 and 13) to >0.9 V.
 - b) L = analog switch (pins 1 and 13) to <0.4 V.
 - c) X = don't care.
 - d) ON = this signal is selected.

Table 5 Crosstalk

FSW1	FSW2	CROSSTALK	AT 4 MHz MAXIMUM VALUE (dB)	AT 8 MHz MAXIMUM VALUE (dB)	AT 13 MHz MAXIMUM VALUE (dB)
L	L	$(RGB)_1 \rightarrow Y$ and colour difference	-58	-55	-50
		$(RGB)_2 \rightarrow Y$ and colour difference	-58	-55	-50
L	Н	Y and colour difference \rightarrow (RGB) ₁	-51	-50	-47
		$(RGB)_2 \rightarrow (RGB)_1$	-58	-55	-50
L	Н	Y and colour difference \rightarrow (RGB) ₂	-51	-50	-47
		$(RGB)_1 \rightarrow (RGB)_2$	-58	-55	-50
Н	Н	Y and colour difference \rightarrow (RGB) ₂	-51	-50	-47
		$(RGB)_1 \rightarrow (RGB)_2$	-58	-55	-50

RGB video processor with automatic cut-off control and gamma adjust

FUNCTION		MSB			DATA	BYTE			LSB
FUNCTION	SUBADDRESS	D7	D6	D5	D4	D3	D2	D1	D0
Brightness	00H	0	0	A05	A04	A03	A02	A01	A00
Saturation	01H	0	0	A15	A14	A13	A12	A11	A10
Contrast	02H	0	0	A25	A24	A23	A22	A21	A20
Hue	03H	0	0	A35	A34	A33	A32	A31	A30
Red gain	04H	0	0	A45	A44	A43	A42	A41	A40
Green gain	05H	0	0	A55	A54	A53	A52	A51	A50
Blue gain	06H	0	0	A65	A64	A63	A62	A61	A60
Red level reference	07H	0	0	A75	A74	A73	A72	A71	A70
Green level reference	08H	0	0	A85	A84	A83	A82	A81	A80
Blue level reference	09H	0	0	A95	A94	A93	A92	A91	A90
Peak drive limit	0AH	0	0	AA5	AA4	AA3	AA2	AA1	AA0
Gamma	0BH	0	0	AB5	AB4	AB3	AB2	AB1	AB0
Control register 1	0CH	SC5	DELOF	BREN	Х	NMEN	Х	Х	Х
Control register 2	0DH	Х	HDTV	FSBL	BCOF	FSDIS2	FSON2	FSDIS1	FSON1
Control register 3	0EH	ADBL	YHI	MOD2	BLST	YEXH	RELC	TCPL	0

Table 6 Subaddress byte and data byte format; notes 1 and 2

Notes

- a) X = don't care, but for software compatibility with further video ICs with the same slave address, it is recommended to set all these bits to logic 0.
- 2. After Power-on reset all alignment registers are set to 01H.

SYMBOL	PARAMETER	CONDITIONS					
Control register 1							
SC5	sandcastle pulse 5 V	0 = 3-level sandcastle pulse					
		1 = 2-level sandcastle pulse					
DELOF	delay of leading edge of	0 = delay					
clamping pulse switched		1 = no delay					
BREN	buffer register enable	0 = new data are executed just after reception					
		1 = data is held in a latch (buffer register) and will be transferred to their destination register within the next vertical blanking interval; the device does not acknowledge any new data transfer until the internal transfer to the destination register has been completed					
NMEN	NTSC matrix enable; note 1	0 = PAL matrix					
		1 = NTSC matrix; hue position set on -2 degrees					

^{1.} Explanation for the cell contents of the table:

SYMBOL	PARAMETER	CONDITIONS
Control re	egister 2	
HDTV	HDTV or progressive scan	0 = 272 (PAL) or 224 (NTSC) lines
	for ADBL line counter	1 = 544 (PAL) or 448 (NTSC) lines
FSBL	full screen black level, e.g.	0 = normal mode
	for optical measurement	1 = cut-off measurement level during full field, brightness inactive
BCOF	internal black level control off	0 = automatic cut-off control active
		1 = RGB outputs clamped to fixed DC levels
FSDIS2	fast switch 2 disable	see Table 4
FSON2	fast switch 2 on	
FSDIS1	fast switch 1 disable	
FSON1	fast switch 1 on	
Control re	egister 3	
ADBL	adaptive black	0 = off
		1 = on
YHI	Y high level	0 = input = 0.315 V (p-p) (black-white)
		1 = input = 1.0 V (p-p) (black-white)
MOD2	modus 2	0 = inactive; bit BCOF = 0 AND bit MOD2 = 1 is senseless (no output stabilization)
		1 = output clamp without brightness adjust; brightness remains active e.g. for blue stretch
BLST	blue stretch	0 = off
		1 = on
YEXH	Y exclusive hue	0 = pin 26 is switched to hue adjust output
		1 = pin 26 is switched to Y output
RELC	relative to cut-off	0 = peak drive limit to absolute output
		1 = peak drive limit relative to cut-off
TCPL	time constant peak drive	$0 = 2f_{H}$
	limiter	$1 = 1f_H$


Note


- Matrix coefficients should be tested by comparing RGB output signals with a reference RGB colour bar, which is fed in at (RGB)₁ or (RGB)₂ inputs. In the event of bit NMEN = 1 (NTSC) at minimum saturation the Y output and RGB output signals are not identical to the Y input signal.
 - a) PAL/SECAM signals are matrixed by the equation: $V_{G\,-\,Y}$ = $-0.51V_{R\,-\,Y}$ $0.19V_{B\,-\,Y}$
 - b) NTSC signals are matrixed by the equations (hue phase shift of -2 degrees):

 $\begin{array}{l} V_{R\,-\,Y^{\star}} = 1.39 V_{R\,-\,Y} - 0.07 V_{B\,-\,Y} \\ V_{G\,-\,Y^{\star}} = -0.46 V_{R\,-\,Y} - 0.15 V_{B\,-\,Y} \\ V_{B\,-\,Y^{\star}} = V_{B\,-\,Y} \end{array}$

- c) For the demodulation axis see Fig.11.
- d) In the matrix equations: V_{R-Y} and V_{B-Y} are conventional PAL demodulation axes and amplitudes at the output of the demodulator and V_{R-Y^*} , V_{G-Y^*} and V_{B-Y^*} are the NTSC-modified colour-difference signals.

RGB video processor with automatic cut-off control and gamma adjust





RGB video processor with automatic cut-off control and gamma adjust




Fig.10 Pulse diagram.

RGB video processor with automatic cut-off control and gamma adjust

V-axis V-axis (R – Y) 1.14 / 90° (R – Y) NTSC-JAPAN PAL 1.59 / 95.1° nominal hue = -2° (B – Y) 2.03 / 0° (B – Y) 2.03 / 0° U-axis U-axis (G – Y) 0.698 / 236.4° (G – Y) 0.606 / 239.9° MGE877 Fig.11 Demodulation axes.

2000 Aug 30

TDA4780

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _P	supply voltage		-0.1	+9.0	V
V _{10,11,12}	(RGB) ₁ input voltage	with respect to GND	-0.1	V _P	V
V _{2,3,4}	(RGB) ₂ input voltage	with respect to GND	-0.1	VP	V
V _{8,7,6}	Yand colour difference input voltage	with respect to GND	-0.1	V _P	V
V _{13,1}	switch 1 and switch 2 input voltage	with respect to GND	-0.1	V _P	V
V _{25,23,21,17}	black level, leakage storage voltage	with respect to GND	-0.1	VP	V
V ₁₄	sandcastle voltage	with respect to GND	-0.7	V _P + 5.8	V
V ₁₅	average current information voltage	with respect to GND	-0.7	V _P + 0.7	V
V ₁₆	peak drive storage voltage	with respect to GND	-0.1	VP	V
V ₁₈	peak dark storage voltage	with respect to GND	-0.1	VP	V
V ₁₉	cut-off control input voltage	with respect to GND	-0.7	V _P + 0.7	V
V _{27,28}	I ² C-bus: SDA and SCL voltage	with respect to GND	-0.1	VP	V
I _{24,22,20}	output peak current		-20	-	mA
I _{24,22,20}	output average current		-10	-	mA
I ₂₆	Youtput or hue adjust current		-8	-	mA
P _{tot}	total power dissipation		-	1200	mW
T _{amb}	ambient temperature		-20	+70	°C
T _{stg}	storage temperature		-20	+150	°C
V _{es}	electrostatic discharge voltage	note 1	-500	+500	V

Note

1. Charge device model class A: discharging a 200 pF capacitor through a 0 Ω series resistor.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	47	K/W

QUALITY SPECIFICATION

In accordance with URV-4-2-59/601. The number of the quality specification can be found in the "Quality reference handbook". The handbook can be ordered using the code 9397.750.04888.

TDA4780

CHARACTERISTICS

 $V_P = 8 \text{ V}$; $T_{amb} = 25 \text{ °C}$; V_{nom} : nominal signal amplitude (black-white) 2000 mV (p-p) at output pins; maximum gamma = 00H; adaptive black inactive; brightness, contrast, saturation and white balance at nominal settings; no beam current or peak drive limiting; all voltages are related to ground (pin 9) and measured in Fig.12; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply	1					
VP	supply voltage (pin 5)		7.2	8.0	8.8	V
I _P	supply current (pin 5)		80	100	120	mA
	inputs [–(Β – Υ): pin 6, –(R – Υ): pin 7 maximum 600 Ω]	7; capacitively coupled t	o a low-	ohmic s	source;	
V _{6(p-p)}	–(B – Y) input signal (peak-to-peak value)	75% colour bar signal	-	1.33	_	V
V _{7(p-p)}	–(R – Y) input signal (peak-to-peak value)	75% colour bar signal	-	1.05	-	V
V _{6,7}	internal bias voltage during clamping		-	4.0	-	V
I _{6,7}	DC input current between clamping pulses		-	-	0.1	μA
I _{6,7(clamp)(max)}	maximum input current during clamping		100	180	260	μA
R _{6,7}	AC input signal resistance		10.0	_	-	MΩ
Y input (pin 8; ca	pacitively coupled to a low-ohmic sou	Irce; recommendation:	maximur	n 600 Ω	2)	
V _{8(p-p)}	input signal (composite signal; VBS; peak-to-peak value)	adaption to two signal levels:				
		bit YHI = 0	-	0.45	-	V
		bit YHI = 1	-	1.43	-	V
V ₈	internal bias voltage during clamping	bit YHI = 0	—	3.7	_	V
		bit YHI = 1	—	4.6	-	V
I ₈	DC input current between clamping pulses		-	-	0.1	μA
I _{8(clamp)(max)}	maximum input current during clamping		100	180	260	μA
R ₈	AC input resistance		10.0	_	-	MΩ
	10 (R ₁), pin 11 (G ₁), pin 12 (B ₁); capac maximum 600 Ω]; note 1	itively coupled to a low	-ohmic s	ource;	•	
V _{10,11,12} (p-p)	input signal (peak-to-peak value)		_	0.7	_	V
V _{10,11,12}	internal bias voltage during clamping		_	5.1	-	V
I _{10,11,12}	DC input current between clamping pulses		-	-	0.1	μA
I _{10,11,12(clamp)(max)}	maximum input current during clamping		100	180	260	μA
R _{10,11,12}	AC input resistance		10.0	_	-	MΩ

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
RGB input 2 [pir	n 2 (R ₂), pin 3 (G ₂), pin 4 (B ₂); capacitiv	ely coupled to a low-ohr	nic sour	ce;		-1
	n: maximum 600 Ω]; note 1					
V _{2,3,4(p-p)}	input signal (peak-to-peak value)		-	0.7	_	V
V _{2,3,4}	internal bias voltage during clamping		-	5.1	-	V
I _{2,3,4}	DC input current between clamping pulses		-	-	0.1	μA
I _{2,3,4} (clamp)(max)	maximum input current during clamping		100	180	260	μA
R _{2,3,4}	AC input resistance		10.0	-	-	MΩ
Fast signal swite bits FSDIS1 and	ches and blanking [fast signal switch 1 FSON1]	(pin 13); Y and colour d	lifferenc	e or (R	GB) ₁ ; cor	itrol
V ₁₃	voltage to select Y and colour difference		-	0	0.4	V
V ₁₃	voltage range to select (RGB) ₁		0.9	1.0	5.5	V
R ₁₃	internal resistance to ground		3.3	3.8	4.8	kΩ
CROSSTALK (SEE	TABLE 5)					
$t_{s} - t_{i}$	difference between transit times for signal switching and signal insertion		-	-	10	ns
Fast signal swite	ch 2 [pin 1; Y and colour difference or ((RGB) ₁ or (RGB) ₂ ; contro	ol bits F	SDIS2 a	nd FSON	12]
V ₁	voltage to select Y and colour difference or (RGB) ₁		-	0	0.4	V
V ₁	voltage range to select (RGB) ₂		0.9	1.0	5.5	V
V ₁	required minimal voltage to switch off the ADBL measurement		-	0.87	1.0	V
R ₁	internal resistance to ground	R ₁ > R ₁₃	2.8	4.2	6.0	kΩ
CROSSTALK (SEE	TABLE 5)					
$t_s - t_i$	difference between transit times for signal switching and signal insertion		-	-	10	ns
Adjust stages (a	adaptive black, gamma, contrast, satura	ation, brightness and wh	nite poin	t adjus	t, blue st	retch)
ADAPTIVE BLACK [DETECTORS INACTIVE STATUS DUE TO ACTIO	N OF FAST SWITCH 2 (PIN 1)	; see Tal	ole 4; se	e Fig.8; r	note 2]
I _{18(dch)}	discharge current of peak dark storage capacitor	outside active measurement window	-1.0	0.0	+1.0	μA
		inside active measurement window	1.5	2.5	3.5	μA
I _{18(ch)}	charge current of peak dark storage capacitor		-360	-300	-250	μA
d _{bl(max)}	maximum level shift: Δ black level in percent of nominal signal amplitude		10	13	16	%
d _{bl(nom)}	difference between nominal black and adaptive black in percent of nominal signal amplitude		-3	0	+3	%

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t _{dibb}	detectors inactive time before blanking		2.3	3.1	4.0	μs
t _{diab}	detectors inactive time after blanking		2.3	2.5	3.4	μs
	TS ON INTERNAL Y SIGNAL; Y MATRIX SEE (1); RESOLUTION 6 BIT; NOTE 3]	Y OUTPUT; I ² C-BUS CONTROI	LED PO	TENTION	METER	
dg	range of gamma minimum (3FH)		_	0.7	_	
0	maximum (00H)	near nominal black	- 5	1.0 6	- 7	dB
G _{max}	maximum gain at minimum gamma		-			uБ
	ST [ACTS ON RGB SIGNALS; Y MATRIX SEE ` I); RESOLUTION 1.5% OF MAXIMUM SATURA		LED POT	FENTIOM	IETERS	
d _{s(max)}	maximum saturation	I ² C-bus data 3FH; measured at 100 kHz; relative to nominal saturation; note 4	4.7	5.2	5.8	dB
d _{s(min)}	minimum saturation	I ² C-bus data 00H; measured at 100 kHz; relative to typical value of maximum saturation	_	_	-50	dB
CONTRAST ADJUST 1.5% OF MAXIMUM	[ACTS ON RGB SIGNALS; I ² C-BUS CONTRO CONTRAST]	DLLED POTENTIOMETERS (SUE	ADDRES	ss 02H)	; RESOLUT	ION
d _{c(max)}	maximum contrast	I ² C-bus data 3FH; limiters inactive; relative to nominal contrast; note 5	_	4.5	5.5	dB
d _{c(min)}	minimum contrast	I ² C-bus data 00H; relative to maximum contrast	-28	-22	-16	dB
	ST [ACTS ON RGB SIGNALS; I ² C-BUS CONT A BLACK LEVEL IN PERCENT OF NOMINAL SIG					
d _{br(max)}	maximum brightness: Δ black level	I ² C-bus data 3FH				
		normal	23	30	37	%
		control bits BCOF = 1 and MOD2 = 0	23	30	37	%
d _{br(nom)}	nominal brightness:	I ² C-bus data 29H	-7	0	+7	%
d _{br(min)}	minimum brightness: Δ black level	I ² C-bus data 00H				
		normal	-58	-50	-42	%
		control bits BCOF = 1 and MOD2 = 0	-58	-50	-42	%
BLUE STRETCH (BL	UE STRETCH IS ACTIVATED BY I^2C -BUS CON	TROL BIT BLST = 1; see Fig	.9)			
G _{bs}	increase of small signal gain	100% of nominal signal amplitude and at 1 MHz	15	20	25	%

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
(BLACK LEVEL CUT-C THE WHOLE CONTRA	LACK LEVEL STEPS [DIFFERENCES FROM C DFF MEASUREMENT LEVEL) TO ACTUAL NOM AST, BRIGHTNESS AND SATURATION RANGE BLST = 0 AND BIT ADBL = 0]	INAL SIGNAL AMPLITUDE $V_{24(1)}$	_{nom)} , V ₂	2(nom) A	ND V _{20(norr}	_{n)} OVER
$\Delta V/V_{nom}$	static deviation	ripple on pin 5 during clamping ≤1 mV; notes 6 and 7	-1.0	_	+1.0	%
		at nominal saturation	-0.5	_	+0.5	%
RGB outputs [out external load]	put for positive RGB signals; pin 24	(R), pin 22 (G), pin 20 (B);	followi	ng data	a without	
R _{24,22,20}	differential output resistance		_	25	30	Ω
I _{24,22,20(max)}	maximum output current		4.0	5.0	_	mA
V _{24,22,20(min)}	minimum output voltage	note 8	-	-	0.8	V
V _{24,22,20(max)}	maximum output voltage	$R_L \ge 2 k\Omega$	6.3	7.0	_	V
V _{24,22,20(max)(p-p)}	maximum signal amplitude (black-white) due to internal limits (peak-to-peak value)		3.3	-	-	V
V _{24,22,20} (nom)	nominal signal amplitude (black-white)	at nominal white adjust, contrast and saturation setting; maximum gamma = 00H; nominal input signals	1.7	2.0	2.3	V
V _{24,22,20}	cut-off measurement level	note 8	1.0	_	5.0	V
V _{24,22,20}	recommended cut-off measurement level		-	3.0	-	V
OUTPUT CLAMPING	(RGB)					
V _{24,22,20}	clamp voltage black level	control bit BCOF = 1	2.3	2.5	2.7	V
WHITE POTENTIOME	TERS		•		•	•
$\Delta G_{v(inc)(max)}$	maximum increase of AC gain	I ² C-bus data 3FH; relative to nominal setting; note 9	40	50	60	%
$\Delta G_{v(dec)(max)}$	maximum decrease of AC gain	I ² C-bus data 00H; relative to nominal setting; note 9	40	50	60	%

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNI
OVERALL WHITE F	POINT DEVIATION				1	
ΔV/V _{nom}	white point deviation	input: $(RGB)_{1,2}$; differences from channel to channel of the ratio of the difference (signal white level cut-off measurement level) to actual nominal signal amplitude [V ₂₄ (nom), V ₂₂ (nom) and V ₂₀ (nom] over the whole saturation range at nominal contrast, brightness and nominal input signals; ripple on pin 5 during clamping ≤1 mV; notes 6 and 7	-2.0	-	+2.0	%
Frequency beha	aviour	•				
BETWEEN THE Y I	INPUT (PIN 8) AND THE RGB OUTPUTS (PINS	24, 22 and 20)				
ΔG	decrease in gain	$ \begin{array}{l} R_{L} = 1 \ M\Omega; \ C_{L} = 20 \ pF; \\ f = 13 \ MHz \end{array} $	-	-	3	dB
BETWEEN THE CO	DOUR-DIFFERENCE INPUTS (PINS 7 AND 6) A	ND THE CORRESPONDING R A	ND B O	UTPUTS	(PINS 24 A	ND 20
ΔG	decrease in gain	f = 13 MHz	-	_	3	dB
BETWEEN THE (R	GB) _{1,2} INPUTS (PINS 10, 11 AND 12 OR 2, 3	AND 4) AND THE RGB OUTPU	JTS (PIN	is 24, 2	2 AND 20)	
ΔG	decrease in gain	f = 22 MHz	-	-	3	dB
Sandcastle inpu	ut (pin 14; control bit SC5); note 10	1		1	•	
I ₁₄	input current	V ₁₄ < 0.5 V	-100	_	_	μA
C ₁₄	input capacitance	referenced to ground	-	_	10	pF
V ₁₄	required voltage range for horizontal and vertical blanking pulses	bit SC5 = 0 or bit SC5 = 1	2.0	2.5	3.0	v
	for horizontal pulses (line count)	bit SC5 = 0	4.0	4.5	4.9	v
	for burst key pulses	bit SC5 = 0	6.1	_	V _P + 5.8	V
	for burst key pulses and line count	bit SC5 = 1	4.0	_	V _P + 5.8	V
CLAMP PULSE DEI	LAY					
t _{d(clamp)}	delay of leading edge of clamping	nominal sandcastle pulse				
Sec. 17	pulse	bit DELOF = 0	1.2	1.5	1.8	μs
		bit DELOF = 1	-	0	_	μs
REQUIRED MINIMA	AL BURST GATE PULSE WIDTH					
t _W	pulse width	bit DELOF = 0;	3	-	-	μs
		line frequency is 16 kHz bit DELOF = 1;	1.5	_	_	μs
		line frequency is 32 kHz				

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Generation of me	asurement lines and blanking; note 1	1	1	!	1	1
$\Delta V/V_{nom}$	difference between ultra black level (VUB) and measurement level (VCL) in percent of nominal signal amplitude	$\Delta V = VCL - VUB;$ no clipping; independent of white point adjust	25	35	45	%
WARM-UP TEST PUL	SE DURING TIME MT (see Fig.10)					
V _{WU}	warm-up level	$V_{WU} = V_{PL} - 1 V;$ $V_{PL} =$ peak drive level (see also signal limiting) given by the I ² C-bus subaddress 0AH; no warm-up test pulse in the event of output clamping (bit BCOF = 1)	-	-	_	
V _{WU(max)}	maximum warm-up level	I ² C-bus data 3FH; bit RELC = 0	6.3	6.6	6.9	V
V _{WU(fixed)}	fixed warm-up level	bit RELC = 1	5.0	5.2	5.4	V
THRESHOLD FOR PO	OWER-ON RESET (POR) DURING TIME DG	(see Fig.10)				
V _{20,22,24} (POR)	output voltage to cause POR	bit RELC = 0	-	V _{PL}	_	V
		bit RELC = 1	-	5.7	-	V
Youtput (pin 26);	note 12					
V _{26(nom)(p-p)}	nominal signal amplitude (black-white; independent of gamma, adaptive black, saturation, contrast and brightness; peak-to-peak value)	bit YEXH = 1; hue DAC (subaddress 03H) set to >28H	0.85	1.0	1.15	V
V ₂₆	black level	bit YEXH = 1; I ² C-bus data 3FH	-	4.0	-	V
		bit YEXH = 1; I ² C-bus data 20H	-	2.0	-	V
a _r	Y matrix coefficients	$Y = a_r R + a_g G + a_b B$	0.27	0.30	0.33	
a _g	Y matrix coefficients	$Y = a_r R + a_g G + a_b B$	0.53	0.59	0.65	
a _b	Y matrix coefficients	$Y = a_r R + a_g G + a_b B$	0.10	0.11	0.12	
R ₂₆	differential output resistance		-	190	230	Ω
$\Delta \tau_{26}$	group delay time	between RGB outputs and Youtput	20	25	30	ns
f _g	3 dB bandwidth		11	15	-	MHz
Automatic cut-off	control (pin 19; measurement period	s see beam information o	on pin 1	9)		
V ₁₉	permissible voltage (also during scanning period)		-	-	V _P – 1.4	V
V _{REF0}	internally controlled voltage on pin 19	during leakage measurement time LM	2.4	2.7	3.0	V
I _{19(max)}	maximum output current		-350	-	-250	μA
I _{19(max)}	maximum input current		250	_	350	μA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
R ₁₉	input resistance for measurement input		1	-	-	MΩ
I ₁₉	additional input current	only during warm-up	-	0.5	_	mA
V ₁₉	threshold of warm-up detector	active in line MG	4.3	4.5	4.7	V
V _{MEAS}	difference between input voltage for cut-off and $V_{\mbox{\scriptsize REF0}}$	adjustable via the I ² C-bus (subaddresses for reference R: 07H, G: 08H and B: 09H)				
	maximum V _{MEAS}	I ² C-bus data 3FH	1.45	1.6	1.75	V
	nominal V _{MEAS}	I ² C-bus data 20H	0.9	1.0	1.1	V
	minimum V _{MEAS}	I ² C-bus data 00H	0.4	0.45	0.5	V
Storage of cut-o	ff control voltage/output clamping volt	age (pins 25, 23 and 21)				
I _{25,23,21}	input current of storage input outside of the measurement time		-	-	0.1	μA
I _{25,23,21(max)}	maximum charge/discharge current during measurement time		0.2	0.3	0.4	mA
G _{stg}	gain from storage pins 25, 23 and 21 to outputs		-	1.7	-	
Storage of leaka	age information (pin 17)	•		•		
I ₁₇	maximum charge/discharge current at time LM		300	400	-	μA
I ₁₇	discharge current	peak limiting during time MK active	-	4	-	mA
I ₁₇	leakage current	outside time LM	_	-	0.1	μA
V ₁₇	voltage to reset the IC to switch-on conditions		-	_	2.3	V
V ₁₇	voltage to avoid reset		3.0	-	_	V
Signal limiting (the limitation acts on contrast and at lo	ow contrast on brightnes	s)	•		
AVERAGE BEAM CI	URRENT LIMITING (PIN 15)					
V ₁₅	start of contrast reduction		_	4	_	V
ΔV_{15}	input range for full contrast reduction		_	-2	_	V
V ₁₅	start of brightness reduction		_	2.5	_	V
ΔV_{15}	input range for full brightness reduction		-	-1.6	-	V
I ₁₅	input current		_	-	-0.5	μA
	TING OF OUTPUT SIGNALS [PIN 16; THE LIMIT. RESS 0AH0; CONTROL BIT RELC = 0]	ATION ACTS 1H DELAYED; LI	MITING LE	EVEL AD	JUSTABLE I	BY
V _{24,22,20(max)}	maximum limiting level	extrapolated from 2FH	6.8	_	7.2	V
V _{24,22,20} (max)	minimum limiting level	I ² C-bus data 00H	_	2.3	3	V
I _{16(max)}	maximum discharge current at peak drive	bit RELC = 0	4	-	6	mA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
PEAK SIGNAL LIMI	TING [PIN 16; LIMITING LEVEL (V _{LIL}) ADJUSTA	BLE BY I ² C-BUS (SUBADDRES	s 0AH)	; CONTF	NOL BIT RE	LC = 1]
V _{LiL}	limiting level	equal gain in white point adjust; signal only in one output channel; peak drive limiting starts, if the maximum of the RGB signals after white point adjustment exceeds a threshold				
	maximum level	I ² C-bus data 3FH	3.2	3.5	4.0	V
	minimum level	I ² C-bus data 00H	1.2	1.5	1.8	V
DISCHARGE CURR	ENTS (CUT-OFF MEASUREMENT LEVEL $MX =$	MR or MB or MG)				
I _{16(dch)(tot)}	total discharge current	$I_{16} = I_{16(1)} + I_{16(2)} + I_{16(3)}$	-	-	-	
Threshold 1 (TH:	1)					
I _{16(1)(dch)(max)}	maximum discharge current	TH1 = MX + V _{LiL} ; 1 line delayed and low-pass filtered	4.5	6	7.5	mA
S	steepness		_	15	-	mA/V
Low-pass filter, c	ontrol bit TCPL				•	
t _{DPDL}	time constant low-pass filter	bit RELC = 1 at $1f_H$ (bit TCPL = 1) at $2f_H$ (bit TCPL = 0)	0.9 0.4	1.2 0.6	1.5 0.8	μs μs
Threshold 2 (TH2	2)		-			1
I _{16(2)(dch)(max)}	maximum discharge current	TH2 = MX + 1.10V _{LiL} ; 1 line delayed	4.5	6	7.5	mA
S	steepness		_	15	-	mA/V
Threshold 3 (TH:	3)	•			•	
I _{16(3)(dch)(max)}	maximum discharge current	TH3 = MX + V _{LiL} ; undelayed	0.45	0.6	0.75	mA
S	steepness		-	1.5	-	mA/V
CHARGE CURRENT	г Г				•	
I ₁₆	charge current		-2	-1	-0.5	μA
V ₁₆	start of contrast reduction		-	4	-	V
ΔV_{16}	input range for full contrast reduction		_	-2	-	V
V ₁₆	start of brightness reduction		-	2.5	-	V
ΔV_{16}	input range for full brightness reduction		-	-1.6	-	V
V _{16(max)}	maximum voltage by internal limitation		4.5	_	_	V

TDA4780

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Hue adjust outp	ut (pin 26); note 13		1	1		-I
V _{26(min)}	minimum output voltage	bit YEXH = 0; I ² C-bus data 00H	0.5	-	1.0	V
V _{26(nom)}	nominal output voltage	bit YEXH = 0; I ² C-bus data 20H	3.0	3.2	3.4	V
V _{26(max)}	maximum output voltage	bit YEXH = 0; I ² C-bus data 3FH	4.8	_	5.6	V
I ₂₆	current of internal emitter follower		500	700	-	μΑ
l ² C-bus						
INPUTS						
f ₂₈	clock frequency range		0	-	100	kHz
t _{SU;DAT}	data set-up time		250	-	-	ns
t _H	clock pulse HIGH		4	_	-	μs
tL	clock pulse LOW		4.7	-	-	μs
t _r	rise time		-	-	1	μs
t _f	fall time		-	_	0.3	μs
INPUT LEVELS (PIN	is 27 and 28)		·			
V _{IL}	LOW-level input voltage		-	-	1.5	V
V _{IH}	HIGH-level input voltage		3.0	-	5.5	V
I _I	input current	V ₂₇ = 0.4 V; V ₂₈ = 0.4 V	-10	-	_	μA
		V ₂₇ = 0.9V _P ; V ₂₈ = 0.9V _P	-	-	10	μA
OUTPUT LEVEL (PI	N 27)					
V _{OL}	LOW-level output voltage		-	-	0.4	V
lo	output current	V ₂₇ = 0.4 V	3.0	_	_	mA

Notes

- 1. RGB signals controlled by saturation, adaptive black, contrast and brightness. Gamma affects the Y component of the internal RGB signals.
- 2. Adaptive black control acts on Y signal, which is either Y input or Y output from the RGB matrix. Negative set-up is not affected. The level shift value is determined by the peak dark detector, operation selected by the control bit ADBL. The peak dark detector is inactive during blanking. Peak dark detector activated by internal line counter, which starts after the end of the vertical blank of the sandcastle. Active from line 16 (after end of vertical sandcastle) to line 224 (NTSC mode, bit NMEN = 1) or line 272 (PAL mode, bit NMEN = 0). It is recommended to increase the contrast value (subaddress 02H) by 15% if bit ADBL = 1. The line numbers are doubled if bit HDTV = 1.
- 3. At minimum gamma (3FH) any differences in black level steps are amplified by 6 dB.
- 4. For nominal saturation the range of values is:
 - a) 1FH is the minimum value that can be used
 - b) 20H is the typical value that can be used
 - c) 21H is the maximum value that can be used.


- 5. For nominal contrast the range of values is:
 - a) 20H is the minimum value that can be used
 - b) 22H is the typical value that can be used
 - c) 24H is the maximum value that can be used.


6.
$$\frac{\Delta V}{V_{nom}} = \frac{\Delta V_{24}}{V_{24(nom)}} - \frac{\Delta V_{22}}{V_{22(nom)}} = \frac{\Delta V_{24}}{V_{24(nom)}} - \frac{\Delta V_{20}}{V_{20(nom)}} = \frac{\Delta V_{22}}{V_{22(nom)}} - \frac{\Delta V_{20}}{V_{20(nom)}}$$
 For meaning of actual nominal signal see chapter "Characteristics".


- 7. Series resistance in supply voltage line should be less than 0.3 Ω .
- 8. At 1.0 V cut-off measurement level the function of the cut-off control loop is not guaranteed because the blanking level is limited to the minimum output voltage. For proper working a guide number for the minimum cut-off measurement level is 1.3 V (see also Fig.7).
- 9. For nominal AC gain settings the range of values is:
 - a) 21H is the minimum value that can be used
 - b) 22H is the typical value that can be used
 - c) 23H is the maximum value that can be used.
- 10. The sandcastle pulse is compared with 3 internal threshold levels (bit SC5 = 0) or 2 internal threshold levels (bit SC5 = 1) to separate the various pulses. The internal pulses are generated while the input is higher than the thresholds. The thresholds are independent of supply voltage and temperature.
- 11. Blanking to ultra black level occurs during time DG except time MR in R-channel, time MG in G-channel and time MB in B-channel (see Fig.10).
 - a) Leakage current measuring time: time LM will start after the end of vertical sandcastle.
 - b) Vertical blanking period and cut-off measurement lines. The vertical component will be identified if it contains 2 or more burst key pulses in the event of bit SC5 = 1 or two or more line pulses (H) in the event of bit SC5 = 0. The line counter is triggered by the leading edge. The blanking time is valid for a vertical pulse detected by the sandcastle decoder. The internal blank pulse is OR gated with the sandcastle vertical pulse and the end of the measurement pulses.
 - c) Insertion time: full line period.
 - d) Measurement time: line period minus horizontal period (50 or 60 Hz).
 - e) Line sequence of measuring lines. First line after end of horizontal pulse which followed the end of vertical pulse: leakage measurement LM. First line after leakage measurement pulse: red measurement MR. Second line after leakage measurement pulse: green measurement MG. Third line after leakage measurement pulse: blue measurement MB.
- 12. Y output can be switched to hue adjust output via the I²C-bus control bit YEXH. Output without sync pulse. Recommendation: hue adjust DAC set to 3FH. Black level adjustable via hue adjust DAC.
- 13. Output can be switched to Y output via the I²C-bus control bit YEXH (via the I²C-bus, resolution 6-bit, bus subaddress 03H).


INTERNAL PIN CONFIGURATION

Used abbreviations: OB = open base and CL = clamp pulse.









PIN	DESCRIPTION	WAVEFORM	l or Z	INTERNAL CIRCUIT
13	fast switch 1 input			C = 2 mA 0.2 mA 13 3.8 kΩ F = SD protection 13 MGE904
14	sandcastle pulse input	3-level sandcastle $CL \rightarrow f 5.5 V$ $H \rightarrow 3.5 V$ $V \rightarrow 1.5 V$ MGE905 2-level sandcastle $CL \rightarrow 3.5 V$ $HV \rightarrow 1.5 V$ MGE906	$\begin{array}{c} 37 \text{ k}\Omega\\ (\text{bit SC5}=0) \end{array}$	+ 50 μA + + + + + + + +
15	average beam current limiting input		ОВ	+ 30 μA 2 kΩ 15 FSD protection MGE908

RGB video processor with automatic cut-off control and gamma adjust

PIN DESCRIPTION WAVEFORM I or Z **INTERNAL CIRCUIT** 16 outside peak drive OB storage capacitor for peak limiting during peak drive (bit RELC = 1) 0 to 12 mA 30 µA during peak drive (bit RELC = 0) 5 mA 2 kΩ 16 4.2 V 0 to 12 mA peak drive detection (16) ESD protection MGE909 17 storage capacitor OB outside leakage current for leakage current measurement compensation 12 µA during leakage current $-400 \ \mu\text{A}$ to measurement +400 μA 2.5 4 mA automatic switch to Power-on reset LM (17) 4 mA switch for Power-on reset -(17) ESD Ā protection MGE910

PIN	DESCRIPTION	WAVEFORM	l or Z	INTERNAL CIRCUIT
18	storage capacitor for peak dark		0.26 mA/OB	0.26 mA 0.26 mA closed switch if peak dark detected 18 closed switch during active measurement window 2 μ A ESD protection 18 MGE911
19	cut-off measurement input	3.7 V MR MG MB	–300 μA to +300 μA	

PIN	DESCRIPTION	WAVEFORM	l or Z	INTERNAL CIRCUIT
20	blue output	BCOF = 0 1st line , 1 sawtooth , 1 cut-off signal , 1 pulse brightness , 1 ultra black , MGE914	5 mA	+ ESD CO 5 mA CO 5 mA CO 5 mA
		BCOF = 1 MOD2 = 0 brightness 2.5 V MGE915	5 mA	mGE917
		BCOF = 1 MOD2 = 1 2.5 V MGE916	5 mA	
21	blue cut-off storage capacitor	during cut-off control or during output clamping	OB -300 μA to +300 μA	$= 2.5 V$ $= 2.5 V$ $= 5 k\Omega$ $= 2.5 V$ $= 5 k\Omega$ $= 21$ $= 6 K\Omega$ $= 7 MGE918$


PIN	DESCRIPTION	WAVEFORM	l or Z	INTERNAL CIRCUIT
22	green output	BCOF = 0 1st line / sawtooth / cut-off signal / pulse brightness / ultra black //	5 mA	± ESD
		BCOF = 1 MOD2 = 0 brightness 2.5 V	5 mA	MGE922
		BCOF = 1 MOD2 = 1 2.5 V MGE921	5 mA	
23	green cut-off storage capacitor	during cut-off control or during output clamping	OB -300 μA to +300 μA	= 2.5 V $= 2.5 V$

PIN	DESCRIPTION	WAVEFORM	l or Z	INTERNAL CIRCUIT
24	red output	BCOF = 0 1st line , ' sawtooth , ' cut-off signal , ' pulse brightness , ' ultra black	5 mA	t t t t t t t t t t t t t t
		BCOF = 1 MOD2 = 0 brightness 2.5 V MGE925	5 mA	protection 24 MGE927
		BCOF = 1 MOD2 = 1 2.5 V MGE926	5 mA	
25	red cut-off storage capacitor	during cut-off control or during output clamping	OB -300 μA to +300 μA	

PIN	DESCRIPTION	WAVEFORM	l or Z	INTERNAL CIRCUIT
26	Youtput or hue adjust output	bit YEXH = 0; DC 0.8 V to 5.0 V	0.7 mA 0.7 mA	0.7 mA ESD protection (26)
				Мдеэзо
27	I ² C-bus serial data input/acknowledge output	outside acknowledge during acknowledge	OB less than 0.1 V up to 4 mA due to external pull-up resistor	+ $10 \mu A$ $2 k\Omega$ $2 k\Omega$ $2 k\Omega$ 2 c 27 acknowledge 27 protection <i>MGE931</i>
28	I ² C-bus serial clock input		OB	+ $10 \mu A$ $2 k\Omega$ 28 ESD protection <i>MGE932</i>

2000 Aug 30

39



SCL SDA YHUE

R18 ⁽²⁾

82 kΩ

777.

777.

1 MΩ

<u>100 Ω</u>

100 Ω

220 nF

220 nF

220 nF

-1|---[i

-1|--[i

+||-**-**[€

1 μF

330 nF

1 μF

🛨 22 μF

MGE882

///

−1|−−[ĭ

⁺||__[į́

SCL

SDA

YHUE

 C_R

RO

C_G

GO

С_В

BO

CI

 C_L

CPDL

BCL

10 kΩ

C_{PDST}

28

27

26

25

24

23

22

21

20

19

18

17

16

15

TDA4780

FSW₂

R₂

 G_2

B₂

 V_{P}

-(B – Y)

-(R – Y)

Υ

9

10

11

12

13

14

1N4148 -|◀

1N4148

┨◀

 \sim

BR1⁽¹⁾

Fig.12 Test and application circuit.

GND

R₁

G₁

В₁

SC

FSW₁

10 nF

╢

10 nF

╢

10 nF

╢

10 nF

10 nF

-11-

10 nF

-11-

47 nF

-11-

10 nF

⊣⊢

10 nF

-11-

10 nF

-11-

3.9 kΩ

3.9 kΩ

777.


1

1

2

3

5



TDA4780



Philips Semiconductors

FSW₂

G₂ _

 B_2

–(B – Y) →

R1 ---

G1 ----

B₁

FSW1 ____

SC -

 $V_{P} = 8 V -$

beam

current

information

 $\begin{bmatrix} 75 \\ \Omega \end{bmatrix} \begin{bmatrix} 75 \\ \Omega \end{bmatrix}$

 $\begin{bmatrix} 75 \\ \Omega \end{bmatrix} \begin{bmatrix} 75 \\ \Omega \end{bmatrix}$

22 µH

75 Ω

75 Ω

220 μF 茾


777.

75 Ω

75 Ω

PACKAGE OUTLINE

DIP28: plastic dual in-line package; 28 leads (600 mil)



1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT117-1	051G05	MO-015	SC-510-28			95-01-14 99-12-27

TDA4780

SOT117-1

Product specification

RGB video processor with automatic cut-off control and gamma adjust

SOLDERING

Introduction to soldering through-hole mount packages

This text gives a brief insight to wave, dip and manual soldering. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

Wave soldering is the preferred method for mounting of through-hole mount IC packages on a printed-circuit board.

Soldering by dipping or by solder wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joints for more than 5 seconds.

The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg(max)}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

Manual soldering

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 $^{\circ}$ C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 $^{\circ}$ C, contact may be up to 5 seconds.

Suitability of through-hole mount IC packages for dipping and wave soldering methods

PACKAGE	SOLDERING METHOD		
PACKAGE	DIPPING	WAVE	
DBS, DIP, HDIP, SDIP, SIL	suitable	suitable ⁽¹⁾	

Note

1. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.

TDA4780

DATA SHEET STATUS

DATA SHEET STATUS	PRODUCT STATUS	DEFINITIONS ⁽¹⁾
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

Note

1. Please consult the most recently issued data sheet before initiating or completing a design.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

TDA4780

NOTES

Philips Semiconductors – a worldwide company

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Argentina: see South America Tel. +31 40 27 82785, Fax. +31 40 27 88399 Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Tel. +64 9 849 4160, Fax. +64 9 849 7811 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Norway: Box 1, Manglerud 0612, OSLO. Tel. +43 1 60 101 1248. Fax. +43 1 60 101 1210 Tel. +47 22 74 8000, Fax. +47 22 74 8341 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Pakistan: see Singapore Belgium: see The Netherlands Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Brazil: see South America Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, Poland: Al.Jerozolimskie 195 B, 02-222 WARSAW, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102 Tel. +48 22 5710 000, Fax. +48 22 5710 001 Portugal: see Spain Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087 Romania: see Italy China/Hong Kong: 501 Hong Kong Industrial Technology Centre, Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +7 095 755 6918, Fax. +7 095 755 6919 Tel. +852 2319 7888, Fax. +852 2319 7700 Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762, Tel. +65 350 2538, Fax. +65 251 6500 Colombia: see South America Czech Republic: see Austria Slovakia: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Slovenia: see Italy Tel. +45 33 29 3333, Fax. +45 33 29 3905 South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, Finland: Sinikalliontie 3, FIN-02630 ESPOO, 2092 JOHANNESBURG, P.O. Box 58088 Newville 2114, Tel. +358 9 615 800, Fax. +358 9 6158 0920 Tel. +27 11 471 5401, Fax. +27 11 471 5398 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP, Brazil Tel. +33 1 4099 6161, Fax. +33 1 4099 6427 Tel. +55 11 821 2333. Fax. +55 11 821 2382 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Spain: Balmes 22, 08007 BARCELONA Tel. +34 93 301 6312, Fax. +34 93 301 4107 Hungary: see Austria Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, India: Philips INDIA Ltd, Band Box Building, 2nd floor, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263 Indonesia: PT Philips Development Corporation, Semiconductors Division, Taiwan: Philips Semiconductors, 5F, No. 96, Chien Kuo N. Rd., Sec. 1, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 TAIPEI, Taiwan Tel. +886 2 2134 2451, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd. Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 60/14 MOO 11, Bangna Trad Road KM. 3, Bagna, BANGKOK 10260, Tel. +66 2 361 7910, Fax. +66 2 398 3447 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye, Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI), ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813 Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, Tel. +39 039 203 6838. Fax +39 039 203 6800 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381, Fax. +1 800 943 0087 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Uruguay: see South America Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Vietnam: see Singapore Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087 Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Middle East: see Italy Tel. +381 11 3341 299, Fax.+381 11 3342 553

For all other countries apply to: Philips Semiconductors,

Marketing Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

© Philips Electronics N.V. 2000

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

753504/03/pp44

Date of release: 2000 Aug 30

Document order number: 9397 750 07057

Let's make things better.

Internet: http://www.semiconductors.philips.com







SCA70

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.