



# DAP024 / DAP024L

## Highly Integrated Green-Mode PWM Controller

### Features

- Low Startup Current: 8  $\mu$ A
- Low Operating Current in Green Mode: 3 mA
- Peak-Current Mode Operation with Cycle-by-Cycle Current Limiting
- PWM Frequency Continuously Decreasing with Burst Mode at Light Loads
- $V_{DD}$  Over-Voltage Protection (OVP)
- Constant Output Power Limit (Full AC Input Range)
- Internal Latch Circuit for OVP, OTP
- Fixed PWM Frequency (65 kHz) with Frequency Hopping
- Feedback Open-Loop Protection with 56 ms Delay
- Soft-Start Time: 4 ms
- 400 mA Driving Capability

### Applications

General-purpose switched-mode power supplies and flyback power converters, including:

- Power Adapters
- Open-Frame SMPS
- SMPS with Surge-Current Output; such as for Printers, Scanners, and Motor Drivers

### Description

A highly integrated PWM controller, DAP024/L provides several features to enhance the performance of flyback converters. To minimize standby power consumption, a proprietary Green Mode provides off-time modulation to continuously decrease the switching frequency under light-load conditions. Under zero-load conditions, the power supply enters Burst Mode, which completely shuts off PWM output. Output restarts just before the supply voltage drops below the UVLO lower limit. Green Mode enables power supplies to meet international power conservation requirements.

The DAP024/L is designed for SMPS and integrates a frequency-hopping function that helps reduce EMI emission of a power supply with minimum line filters. The built-in synchronized slope compensation is proprietary sawtooth compensation for constant output power limit over universal AC input range. The gate output is clamped at 18 V to protect the external MOSFET from over-voltage damage.

Other protection functions include  $V_{DD}$  over-voltage protection and over-temperature protection. For over-temperature protection, an external NTC thermistor can be applied to sense the ambient temperature. When  $V_{DD}$  OVP or OTP is activated, an internal latch circuit latches off the controller.

Part Number	OVP	OTP	OLP
DAP024	Latch	Latch	Auto Restart
DAP024L	Latch	Latch	Latch

### Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method
DAP024	-40 to +105°C	6-Lead, SOT23, JEDEC MO-178 Variation AB, 1.6 mm Wide	Tape & Reel
DAP024L			

*This product is not recommended for shipping into the United States. It may be subject to court injunction. See <http://www.fairchildsemi.com/about-fairchild/media-center/litigation>.*

### Typical Application




Figure 1. Typical Application

### Block Diagram




Figure 2. Block Diagram

## Marking Information



Figure 3. Top Mark

## Pin Configuration




Figure 4. Pin Configuration

## Pin Definitions

Pin #	Name	Function	Description
1	GND	Ground	Ground
2	FB	Feedback	The FB pin provides the output voltage regulation signal. It provides feedback to the internal PWM comparator, so that the PWM comparator can control the duty cycle. This pin also provides for OLP: if $V_{FB}$ is larger than the trigger level with a long delay, the controller stops and restarts.
3	RT	Temperature Detection	An external NTC thermistor is connected from this pin to GND for over-temperature protection. The impedance of the NTC decreases at high temperatures. Once the voltage of the RT pin drops below a threshold, PWM output is disabled.
4	SENSE	Current Sense	This pin senses the voltage across a resistor. When the voltage reaches the internal threshold, PWM output is disabled. This activates over-current protection. This pin also provides current amplitude information for current-mode control.
5	VDD	Power Supply	Power supply
6	GATE	Driver Output	The totem-pole output driver for driving the power MOSFET.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. All voltage values, except differential voltages, are given with respect to GND pin.

Symbol	Parameter	Min.	Max.	Unit
$V_{DD}$	Supply Voltage		30	V
$V_L$	Input Voltage to FB, SENSE, RT Pin	-0.3	7.0	V
$P_D$	Power Dissipation at $T_A < 50^\circ\text{C}$		300	mW
$\Theta_{JC}$	Thermal Resistance (Junction-to-Case)		208.4	$^\circ\text{C}/\text{W}$
$T_J$	Operating Junction Temperature	-40	+150	$^\circ\text{C}$
$T_{STG}$	Storage Temperature Range	-55	+150	$^\circ\text{C}$
$T_L$	Lead Temperature, Wave Soldering, 10 Seconds		+260	$^\circ\text{C}$
ESD	Human Body Model, JESD22-A114		3.00	kV
	Charge Device Model, JESD22-C101		1.25	

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
$T_A$	Operating Ambient Temperature	-40	+105	$^\circ\text{C}$

## Electrical Characteristics

$V_{DD} = 15\text{ V}$ , and  $T_A = 25^\circ\text{C}$ , unless otherwise noted.


Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit	
<b>V<sub>DD</sub> Section</b>							
$V_{DD-OP}$	Continuously Operating Voltage				24	V	
$V_{DD-ON}$	Turn-On Threshold Voltage		15	16	17	V	
$V_{DD-OFF}$	Turn-Off Voltage		7.5	8.5	9.5	V	
$V_{DD-OVP}$	$V_{DD}$ Over-Voltage Protection (Latch-Off)		24	25	26	V	
$V_{DD-LH}$	Threshold Voltage for Latch-Off Release		3	4	5	V	
$I_{DD-ST}$	Startup Current	$V_{DD-ON}=0.16\text{ V}$		8	30	$\mu\text{A}$	
$I_{DD-OP}$	Normal Operating Supply Current	$C_L=1\text{ nF}$		3	4	mA	
$I_{DD-BM}$	Green-Mode Operating Supply Current	GATE Open, $V_{FB}=V_{FB-G}$			2.5	mA	
$V_{DD-OVP}$	$V_{DD}$ Over-Voltage Protection		24	25	26	V	
$t_{D-VDDOVP}$	$V_{DD}$ OVP Debounce Time			30	50	$\mu\text{s}$	
$I_{DD-LH}$	Latch-Off Holding Current	$V_{DD}=5\text{ V}$		40	65	$\mu\text{A}$	
<b>Feedback Input Section</b>							
$A_V$	Input-Voltage to Current-Sense Attenuation		1/4.0	1/3.5	1/3.0	V/V	
$Z_{FB}$	Input Impedance			5.5		k $\Omega$	
$V_{FB-OPEN}$	FB Pin Open Voltage		5.0	5.2	5.4	V	
$V_{FB-OLP}$	Threshold Voltage for Open-Loop Protection		4.3	4.6	4.9	V	
$t_{D-OLP}$	Open-Loop Protection Delay		53	56	60	ms	
<b>Current Sense Section</b>							
$t_{PD}$	Delay to Output			100	250	ns	
$t_{LEB}$	Leading-Edge Blanking Time		270	360		ns	
$V_{STHFL}$	Flat Threshold Voltage for Current Limit	Duty>51%		0.5		V	
$V_{STHVA}$	Valley Threshold Voltage for Current Limit	Duty=0%		0.44		V	
$V_{SLOPE}$	Slope Compensation	Duty=DCY <sub>MAX</sub>		0.273		V	
$t_{SOFT-START}$	Period During Startup Time			4		ms	
<b>Oscillator Section</b>							
$f_{OSC}$	Normal PWM Frequency	Center Frequency	$V_{FB}>V_{FB-N}$	62	65	68	kHz
		Hopping Range	$V_{FB}\geq V_{FB-N}$		$\pm 4.2$		
		Hopping Range	$V_{FB}=V_{FB-G}$		$\pm 2.9$		
$t_{hop-1}$	Hopping Period 1				4.4	ms	
$t_{hop-3}$	Hopping Period 3				11.5	ms	
$f_{OSC-G}$	Green Mode Minimum Frequency				22.5	kHz	
$V_{FB-N}$	FB Threshold Voltage For Frequency Reduction				2.2	V	
$V_{FB-G}$	FB Voltage at $f_{OSC-G}$				2.1	V	
$V_{FB-ZDC}$	FB Threshold Voltage for Zero Duty				1.7	V	
$f_{DV}$	Frequency Variation vs. $V_{DD}$ Deviation	$V_{DD}=11.5\text{ V to }20\text{ V}$	0	0.02	2.00	%	
$f_{DT}$	Frequency Variation vs. Temperature Deviation	$T_A=-40\text{ to }+105^\circ\text{C}$			2	%	

Continued on the following page...


**Electrical Characteristics** (Continued) $V_{DD} = 15\text{ V}$ , and  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>PWM Output Section</b>						
$DCY_{MAX}$	Maximum Duty Cycle			70		%
$V_{OL}$	Output Voltage LOW	$V_{DD}=15\text{ V}$ , $I_O=50\text{ mA}$			1.5	V
$V_{OH}$	Output Voltage HIGH	$V_{DD}=8\text{ V}$ , $I_O=50\text{ mA}$	6			V
$t_R$	Rising Time	$C_L=1\text{ nF}$		150	200	ns
$t_F$	Falling Time	$C_L=1\text{ nF}$		35		ns
$V_{CLAMP}$	Gate Output Clamping Voltage	$V_{DD}=20\text{ V}$	15.0	16.5	18.0	V
<b>Over-Temperature Protection (OTP) Section</b>						
$I_{RT}$	Output Current of RT Pin			100		$\mu\text{A}$
$V_{OTP}$	Threshold Voltage for Over-Temperature Protection	$T_A=25^\circ\text{C}$	0.97	1.02	1.07	V
$t_{DOTP}$	Over-Temperature Debounce Time	$V_{FB}=V_{FB-N}$		17		ms
		$V_{FB}=V_{FB-G}$		51		
$V_{OTP2}$	Second Threshold Voltage for Over-Temperature Protection	$T_A=25^\circ\text{C}$	0.60	0.70	0.75	V
$t_{DOTP2}$	Second Over-Temperature Debounce Time			100		$\mu\text{s}$


## Typical Performance Characteristics




**Figure 5. Turn-On Threshold Voltage (V<sub>DD-ON</sub>) vs. Temperature**




**Figure 6. Turn-Off Threshold Voltage (V<sub>DD-OFF</sub>) vs. Temperature**




**Figure 7. Operating Current (I<sub>DD-OP</sub>) vs. Temperature**



**Figure 8. V<sub>DD</sub> Over-Voltage Protection (V<sub>DD-OVP</sub>) vs. Temperature**




**Figure 9. Center Frequency (f<sub>OSC</sub>) vs. Temperature**




**Figure 10. FB Threshold Voltage for Frequency Reduction (V<sub>FB-N</sub>) vs. Temperature**


## Typical Performance Characteristics (Continued)




**Figure 11. FB Voltage at  $f_{OSC-G}$  ( $V_{FB-G}$ ) vs. Temperature**




**Figure 12. Threshold Voltage for Open-Loop Protection ( $V_{FB-OLP}$ ) vs. Temperature**




**Figure 13. Open-Loop Protection Delay Time ( $t_{D-OLP}$ ) vs. Temperature**



**Figure 14. Flat Threshold Voltage for Current Limit ( $V_{STHFL}$ ) vs. Temperature**



**Figure 15. Valley Threshold Voltage for Current Limit ( $V_{STHVA}$ ) vs. Temperature**



**Figure 16. Period during Startup ( $t_{SOFT-START}$ ) vs. Temperature**

Typical Performance Characteristics (Continued)




Figure 17. Maximum Duty Cycle (DCY<sub>MAX</sub>) vs. Temperature




Figure 18. Rising Time (t<sub>R</sub>) vs. Temperature




Figure 19. Falling Time (t<sub>F</sub>) vs. Temperature




Figure 20. Output Current of RT Pin (I<sub>RT</sub>) vs. Temperature

## Operation Description

### Startup Operation

Figure 21 shows a typical startup circuit and transformer auxiliary winding for a DAP024/L application. Before switching operation begins, it consumes only startup current (typically 8  $\mu$ A) and the current supplied through the startup resistor charges the  $V_{DD}$  capacitor ( $C_{DD}$ ). When  $V_{DD}$  reaches turn-on voltage of 16 V ( $V_{DD-ON}$ ), the DAP024/L begins switching and the current consumed increases to 3 mA. Then the power required is supplied from the transformer auxiliary winding. The large hysteresis of  $V_{DD}$  (8.5 V) provides more holdup time, which allows using a small capacitor for  $V_{DD}$ . The startup resistor is typically connected to the AC line for a fast reset of latch protection.




Figure 21. Startup Circuit

### Green-Mode Operation

The DAP024/L uses feedback voltage ( $V_{FB}$ ) as an indicator of the output load and modulates the PWM frequency, as shown in Figure 22, such that the switching frequency decreases as load decreases. In heavy load conditions, the switching frequency is 65 kHz. Once  $V_{FB}$  decreases below  $V_{FB-N}$  (2.2 V), the PWM frequency starts to linearly decrease from 65 kHz to 22.5 kHz to reduce the switching losses. As  $V_{FB}$  decreases below  $V_{FB-G}$  (2.1 V), the switching frequency is fixed at 22.5 kHz and DAP024/L enters “deep” Green mode, where the operating current decreases to 2.5 mA (maximum), further reducing the standby power consumption. As  $V_{FB}$  decreases below  $V_{FB-ZDC}$  (1.7 V), DAP024/L enters Burst Mode. When  $V_{FB}$  drops below  $V_{FB-ZDC}$ , DAP024 stops switching and the output voltage starts to drop, which causes the feedback voltage to rise. Once  $V_{FB}$  rises above  $V_{FB-ZDC}$ , switching resumes. Burst Mode alternately enables and disables switching, reducing switching loss in Standby Mode, as shown in Figure 23.




Figure 22. PWM Frequency




Figure 23. Burst Mode Operation

### Frequency Hopping

Electromagnetic Interference (EMI) reduction is accomplished by frequency hopping, which spreads the energy over a wider frequency range than the bandwidth measured by the EMI test equipment. An internal frequency-hopping circuit changes the switching frequency between 60.8 kHz and 69.2 kHz with a period of 4.4 ms, shown in Figure 24.





Figure 24. Frequency Hopping

## Protections

Self-protective functions include  $V_{DD}$  Over-Voltage Protection (OVP), Open-Loop / Overload Protection (OLP), Over-Current Protection (OCP), Short-Circuit Protection, and Over-Temperature Protection (OTP). In DAP024; OLP, OCP, and SCP are Auto-Restart Mode protections. OVP and OTP are Latch-Mode protections with DAP024L.

**Auto-Restart Mode Protection:** Once a fault condition is detected, switching is terminated and the MOSFET remains off. This causes  $V_{DD}$  to fall because no more power is delivered from auxiliary winding. When  $V_{DD}$  falls to  $V_{DD-OFF}$  (8.5 V), the protection is reset and the operating current reduces to startup current, which causes  $V_{DD}$  to rise. Normal operation resumes when  $V_{DD}$  reaches  $V_{DD-ON}$  (16 V). In this manner, the auto-restart can alternately enable and disable the switching of the MOSFET until the fault condition is eliminated (see Figure 25).

**Latch-Mode Protection:** Once this protection is triggered, switching is terminated and the MOSFET remains off. The latch is reset only when  $V_{DD}$  is discharged below 4 V by unplugging the AC power line.



**Figure 25. Auto-Restart Operation**



### Over-Current Protection (OCP)

DAP024/L has over-current protection thresholds. It is for pulse-by-pulse current limit, which turns off the MOSFET for the remainder of the switching cycle when the sensing voltage of the MOSFET drain current reaches the threshold. The other threshold is for the over-current protection, which shuts down the MOSFET gate when the sensing voltage of MOSFET drain current is above the threshold longer than the shutdown delay (56 ms).

### Open-Loop / Overload Protection (OLP)

When the upper branch of the voltage divider for the shunt regulator (KA431 shown) is broken, as shown in Figure 26, no current flows through the opto-coupler transistor, which pulls up the feedback voltage to 5.2 V.

When the feedback voltage is above 4.6 V for longer than 56 ms, OLP is triggered. This protection is also triggered when the SMPS output drops below the nominal value longer than 56 ms due to overload condition.



**Figure 26. OLP Operation**

### $V_{DD}$ Over-Voltage Protection (OVP)

$V_{DD}$  over-voltage protection prevents IC damage caused by over voltage on the VDD pin. The OVP is triggered when  $V_{DD}$  reaches 25 V. A debounce time (typically 30  $\mu$ s) prevents false triggering by switching noise.

### Over-Temperature Protection (OTP)

The OTP circuit is composed of a current source and voltage comparators. Typically, an NTC thermistor is connected between the RT and GND pins. Once the voltage drops below a threshold of 1.0 V, PWM output is disabled after  $t_{DOTP}$  debounce time. If the RT pin drops below 0.7 V, it triggers the latch-off protection immediately after  $t_{DOTP2}$  debounce time.

### Constant Output Power Limit

DAP024/L has saw-limiter for pulse-by-pulse current limit, which guarantees almost constant power limit over different line voltages of the universal input range.

The conventional pulse-by-pulse current limiting scheme has a constant threshold for current limit comparator, which results in a higher power limit for high line voltage. DAP024/L has a sawtooth current limit threshold that increases progressively within a switching cycle, which provides lower current limit for high line and makes the actual power limit level almost constant over different line voltages of universal input range, as shown in Figure 27.




Figure 27. Sawtooth Current Limiter

### Leading-Edge Blanking ( $t_{LEB}$ )

Each time the power MOSFET is switched on, a turn-on spike occurs across the sense-resistor caused by primary-side capacitance and secondary-side rectifier reverse recovery. To avoid premature termination of the switching pulse, a leading-edge blanking time is built in. During this blanking period (360 ns), the PWM comparator is disabled and cannot switch off the gate driver. As a result, an RC filter with a small RC time constant is enough for current sensing.




Figure 28. Current Sense R-C Filter

### Soft-Start

The DAP024/L has an internal soft-start circuit that increases pulse-by-pulse current-limit comparator inverting input voltage slowly after it starts. The typical soft-start time is 4 ms. The pulsewidth to the power MOSFET is progressively increased to establish the correct working conditions for transformers, rectifier diodes, and capacitors. The voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. It also helps prevent transformer saturation and reduces the stress on the secondary diode during startup.

## Typical Application Circuit (Netbook Adapter by Flyback)

Application	Fairchild Devices	Input Voltage Range	Output
Netbook Adapter	DAP024/L	90~265 V <sub>AC</sub>	19 V / 2.1 A (40 W)

### Features

- High efficiency (>85.3% at full load), meeting EPS regulation with enough margin
- Low standby (pin<0.15 W at no-load condition)
- Soft-start time: 5 ms




Figure 29. Measured Efficiency and Over-Current Protection





Figure 30. Typical Application Circuit Schematic

**Typical Application Circuit (Continued)**

**Transformer Specification**


- Core: RM 8
- Bobbin: RM 8



No.	Terminal		WIRE	Ts	Insulation Ts	Barrier	
	S	F				Primary	Secondary
N1	11	10	0.25*1	9	3		
N2	3	2	0.25* 1	33	1		
	11		COPPER SHIELD	1.2	3		
N3	Fly-	Fly+	0.5* 2	12	1		
	11		COPPER SHIELD	1.2	3		
N4	2	1	0.25 * 1	33	4		
			CORE ROUNDING TAPE		3		

	Pin	Specification	Remark
Primary-Side Inductance	3-1	920 $\mu$ H $\pm$ 5%	100kHz, 1V
Primary-Side Effective Leakage	3-1	15 $\mu$ H Maximum	Short One of the Secondary Windings

## Physical Dimensions



**Figure 31. 6-Lead, SOT23, JEDEC MO-178 Variation AB, 1.6 mm Wide**

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:  
<http://www.fairchildsemi.com/packaging/>.



**TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

- |  |   |   |   |
|--|---|---|---|
| 2Cool™   | F-PFS™  | PowerTrench®  | The Power Franchise®  |
| AccuPower™   | FRFET®  | PowerXS™  | the power franchise   |
| AX-CAP™*   | Global Power Resource™  | Programmable Active Droop™  | TinyBoost™  |
| BitSiC™  | GreenBridge™  | QFET®   | TinyBuck™   |
| Build it Now™  | Green FPS™  | QS™   | TinyCalc™   |
| CorePLUS™  | Green FPS™ e-Series™  | Quiet Series™   | TinyLogic®  |
| CorePOWER™   | Gmax™   | RapidConfigure™   | TINYOPTO™   |
| CROSSVOLT™   | GTO™  |  | TinyPower™  |
| CTL™   | IntelliMAX™   | Saving our world, 1mWW/kW at a time™  | TinyPWM™  |
| Current Transfer Logic™  | ISOPLANAR™  | SignalWise™   | TinyWire™   |
| DEUXPEED®  | Making Small Speakers Sound Louder and Better™                                    | SmartMax™   | TranSiC™  |
| Dual Cool™   | MegaBuck™   | SMART START™  | TriFault Detect™  |
| EcoSPARK®  | MICROCOUPLER™   | Solutions for Your Success™   | TRUECURRENT®*   |
| EfficientMax™  | MicroFET™   | SPM®  | µSerDes™  |
| ESBC™  | MicroPak™   | STEALTH™  |  |
|  Fairchild® | MicroPak2™  | SuperFET®   | UHC™  |
| Fairchild Semiconductor®   | Miller Drive™   | SuperSOT™-3   | Ultra FRFET™  |
| FACT Quiet Series™   | MotionMax™  | SuperSOT™-6   | UniFET™   |
| FACT®  | mWSaver™  | SuperSOT™-8   | VCX™  |
| FAST®  | OptoHi™   | SupreMOS®   | VisualMax™  |
| FastvCore™   | OPTOLOGIC®  | SyncFET™  | VoltagePlus™  |
| FETBench™  | OPTOPLANAR®   | Sync-Lock™  | XS™   |
| FlashWriter®*  |  |  |   |
| FPS™   |   |   |   |

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

**DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**ANTI-COUNTERFEITING POLICY**

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, [www.fairchildsemi.com](http://www.fairchildsemi.com), under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

**PRODUCT STATUS DEFINITIONS**

**Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I62