

Description

The YB1692 is a monolithic synchronous buck regulator. The device integrates $130m\Omega$ MOSFETS that provide 2A continuous load cur- rent over a wide operating input voltage of 4.75V to 18V. Current mode control provides fast transient response and cycle-by-cycle current limit.

An adjustable soft-start prevents inrush current at turn-on. In shutdown mode, the supply cur- rent drops below 1µA.

This device, available in an 8-pin SOP pack- age, provides a very compact system solution with minimal reliance on external components.

Features

- 2A Output Current
- Wide 4.75V to 18V Operating Input Range
- Integrated 130mΩ Power MOSFET Switches
- Output Adjustable from 0.923V to 15V
- Up to 93% Efficiency
- Programmable Soft-Start
- Stable with Low ESR Ceramic Output Capaci- tors
- Fixed 340KHz Frequency
- Cycle-by-Cycle Over Current Protection
- Input Under Voltage Lockout
- Thermally Enhanced 8-Pin SOP Package

Applications

- Distributed Power Systems
- Networking Systems
- FPGA, DSP, ASIC Power Supplies
- Green Electronics/ Appliances
- Notebook Computers

Typical Application Circuit




Figure1 Typical Application Circuit



Pin Configuration




Figure 2 Pin Configuration

Pin Description

Table 1

Pin	Name	Description
1	BS	High-Side Gate Drive Boost Input. BS supplies the drive for the high-side N-Channel MOSFET switch. Connect a 0.01µF or greater capacitor from SW to BS to power the high side switch.
2	V _{IN}	Supply Voltage Input Pin. YB1692 operates from a 4.75V to $18V_{DC}$ voltage. Bypass V_{IN} to GND with a suitably large capacitor to eliminate noise on the input.
3	SW	Power Switch Output Pin. SW is the switch node that supplies power to the output.
4	GND	Ground Pin.
5	FB	Feedback Pin. Through an external resistor divider network, FBsenses the output voltage and regulates it. The feedback threshold voltage is 0.923V
6	COMP	Compensation Node. COMP is used to compensate the regulation control loop. Connect a series RC network from COMP to GND to compensate the regulation control loop. In some cases, an additional capacitor from COMP to GND is required. See <i>Compensation Components</i> .
7	EN	Enable Pin. EN is a digital input that turns the regulator on or off. Drive EN pin high to turn on the regulator, drive it low to turn it off.
8	SS	Soft-Start Control Input. SS controls the soft-start period. Connect a capacitor from SS to GND to set the soft-start period. A 0.1µF capacitor sets the soft-start period to 15ms. To disable the soft-start feature, leave SS unconnected.

Ordering Information

Order Number	Package Type	Supplied As	Package Marking
YB1692SPX8	SOP-8	2500 units Tape & Reel	YB1692

3



2A Synchronous Step-Down Converter

Absolute Maximum Ratings⁽¹⁾

Supply Voltage	0.3V to 20V
Switch Voltage	21V
Bootstrap Voltage	
Enable/UVLO Voltage	–0.3V to +6V
Comp Voltage	0.3V to +6V
Feedback Voltage	
Junction Temperature	+150°C
Lead Temperature	+260°C
Storage Temperature.	–65°C to +150°C

Recommended Operating	Conditions ⁽²⁾
Input Voltage	
Output Voltage	0.923 to 15V
Operating Temperature	.–45°C to +85°C

Thermal Resistance ⁽³⁾	$\boldsymbol{\theta}_{JA}$	θ_{JC}	
SOP8	90	45	°C/W

Notes:

- (1) Exceeding these ratings may damage the device.
- (2) The device is not guaranteed to function outside of its operating conditions.
- (3) Measured on approximately 1"square of 1 oz copper.

Electrical and Optical Characteristics

Table 2 V_{IN} = 12V, T_A=25°C, Test Circuit Figure 1, unless otherwise noted.

Description	Symbol	Test Conditions	Min	Тур.	Max	Units
Input Voltage	V _{IN}		4.75		18	V
Shutdown Supply Current	I _{STBY}	V _{EN} =0V		1	3	μΑ
Supply Current	I _{cc}	V _{EN} =2V , V _{FB} =1.0V		1.3	1.5	mA
Feedback Voltage	V_{FB}	4.75V≤V _{IN} ≤18	900	923	946	mV
Feedback Overvoltage Threshold				1.1		٧
High-Side Switch Leakage		V _{EN} =0V , V _{SW} =0V			10	μA
Soft-star Current	I _{SS}	V _{SS}		6		μA
Soft-Start Period		C _{SS} = 0.1µF		15		ms
Conitale Command Lineit		Minimum Duty Cycle	2.4	3.4		Α
Switch Current Limit	I _{LIM}	From Drain to Source		1.1		Α
Oscillator Frequency	Fosc			340		KHz
EN Pin Threshold	V _{EN}		1.1	1.5	2.0	V
Internal MOS R _{DSON}	R _{DSON}			130		mΩ
Maximum Duty Cycle	D _{MAX}			90		%
Minimum On Time				220		nS
Efficiency	η	V _{IN} =8V V _{OUT} =3.3 I _{OUT} =500mA		93		%
Thermal Shutdown	T _{OSTD}			160		°C



BLOCK DIAGRAM CURRENT 2 IN OVP SENSE AMPLIFIER 1.1V RAMP OSCILLATOR FB 5 CLK 100/340KHz 1 BS 0.3V 0.13Ω 3 SW SS 8 CURRENT ERROR AMPLIFIER COMPARATOR 0.13Ω 0.923V 6μΑ COMP 6 4 GND OVP 2.5V IN < 4.10V EN OK LOCKOUT COMPARATOR IN EN 7 INTERNAL

Figure 3

FUNCTIONAL DESCRIPTIONS

1.5V

The YB1692 is a synchronous rectified, current-mode,step-down regulator. It regulates in- put voltages from 4.75V to 18V down to an out- put voltage as low as 0.923V,and supplies up to 2A of load current.

SHUTDOWN

COMPARATOR

The YB1692 uses current-mode control to regulate the output voltage. The output voltage is measured at FB through a resistive voltage di- vider and amplified through the internal trans- conductance error amplifier. The voltage at the COMP pin is compared to the switch current measured internally to control the output voltage.

The converter uses internal N-Channel

MOSFET switches to step-down the input voltage to the regu- lated output voltage. Since the high side MOSFET requires a gate voltage greater than

REGULATORS

the input voltage, a boost capacitor connected between SW and BS is needed to drive the high side gate. The boost capaci- tor is charged from the internal 5V rail when SW is low

When the YB1692 FB pin exceeds 20% of the nominal regulation voltage of 0.923V, the over volt- age comparator is tripped and the COMP pin and the SS pin are discharged to GND, forcing the high-side switch off.



Application Information Component Selection

Setting the Output Voltage

The output voltage is set using a resistive volt-age divider from the output voltage to FB (see Typical Application circuit on page 1). The volt - age divider divides the output voltage down by the ratio:

$$V_{FB} = V_{OUT} \frac{R2}{R1 + R2}$$

Where V_{FB} is the feedback voltage and V_{OUT} is the output voltage.

Thus the output voltage is:

$$V_{OUT} = 0.923 \times \frac{R1 + R2}{R2}$$

R2 can be as high as $100k\Omega$, but a typical value is $10k\Omega$.Using the typical value for R2, R1 is determined by:

R1 =
$$10.83 \times (V_{OUT} - 0.923)$$
 (k Ω)

For example, for a 3.3V output voltage, R2 is $10k\Omega$, and R1 is $26.1k\Omega$. Table 3 lists recommended resistance values of R1 and R2 for standard output voltages.

Table 3

VOUT	R1	R2
1.8V	9.53kΩ	10kΩ
2.5V	16.9kΩ	10kΩ
3.3V	26.1kΩ	10kΩ
5V	44.2kΩ	10kΩ
12V	121kΩ	10kΩ

Inductor

The inductor is required to supply constant cur- rent to the output load while being driven by the switched input voltage. A larger value inductor will result in less ripple current that will result in lower output ripple voltage. However, the larger value inductor will have a larger physical size, higher series resistance, and/or lower saturation current. A good rule for determining the inductance to use is to allow the peak-to-peak ripple current in the inductor to be approximately 30% of the maximum switch current limit. Also, make sure that the peak inductor current is below the maximum switch current limit. The inductance value can be calculated by:

$$L = \frac{V_{OUT}}{f_{S} \times \Delta I_{L}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Where VOUT is the output voltage, VIN is the

input voltage,fS is the switching frequency, and ΔIL is the peak-to-peak inductor ripple current.

Choose an inductor that will not saturate under the maximum inductor peak current. The peak inductor current can be calculated by:

$$I_{LP} = I_{LOAD} + \frac{V_{OUT}}{2 \times f_S \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Where ILOAD is the load current.

The choice of which style inductor to use mainly de- pends on the price vs. size requirements and any EMI requirements.

Optional Schottky Diode

During the transition between high-side switch and low-side switch, the body diode of the lowside power MOSFET conducts the inductor current. The forward voltage of this body diode is high. An optional Schot-tky diode may be paralleled between the SW pin and GND pin to improve overall efficiency. Table 4 lists example Schottky diodes and their Manufacturers.

Table 4

Part Number	Voltage/Current Rating	Vendor
B130	30V, 1A	Diodes, Inc.
SK13	30V, 1A	Diodes, Inc.
MBRS130	30V, 1A	International Rectifier

Input Capacitor

The input current to the step-down converter is discontinuous, therefore a capacitor is required to supply the AC current to the step-down converter while maintaining the DC input voltage. Use low ESR ca- pacitors for the best performance. Ceramic capacitors are preferred. but tantalum or electrolytic capacitors may also suffice. Choose X5R or X7R dielectrics when using ceramic capacitors. Since the input capacitor absorbs the input switching current it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated by:

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \sqrt{1 - \frac{V_{OUT}}{V_{IN}}}$$

The worst-case condition occurs at V_{IN} = $2V_{OUT}$, where I_{CIN} = $I_{LOAD}/2$. For simplification, choose the input capacitor whose RMS



current rating greater than half of the maximum load current. The input capacitor can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, a small, high quality ceramic capacitor ,i.e. 0.1µF, should be placed as close to the IC as possible. When using ceramic capacitors, make sure that they have enough capacitance to pro- vide sufficient charge to prevent excessive volt- age ripple at input. The input voltage ripple for low ESR capacitors can be estimated by:

$$\Delta V_{IN} = \frac{I_{LOAD}}{C1 \! \times \! f_S} \! \times \! \frac{V_{OUT}}{V_{IN}} \! \times \! \left(1 \! - \! \frac{V_{OUT}}{V_{IN}}\right)$$

Where C1 is the input capacitance value.

Output Capacitor

The output capacitor is required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. Low ESR capacitors are preferred to keep the output voltage ripple low. The output voltagerip- ple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_S \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times f_S \times C2}\right)$$

Where C2 is the output capacitance value and RESR is the equivalent series resistance (ESR) value of the output capacitor. In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_{S}^{2} \times L \times C2} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switch- ing frequency. For simplification, the output ripple can be approximated to:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{S} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR}$$

The characteristics of the output capacitor also affect the stability of the regulation system. The YB1692 can be optimized for a

wide range of capacitance and ESR values.

Compensation Components

YB1692 employs current mode control for easy compensation and fast transient response. The system stability and transient response are controlled through the COMP pin. COMP pin is the output of the internal transconductance error amplifier. A series capacitor-resistor combination sets a pole-zero com- bination to control the characteristics of the control system.

The DC gain of the voltage feedback loop is given by:

$$A_{VDC} = R_{LOAD} \times G_{CS} \times A_{EA} \times \frac{V_{FB}}{V_{OUT}}$$

Where V_{FB} is the feedback voltage, 0.925V; AVEA is the error amplifier voltage gain; GCS is the current sense transconductance and RLOAD is the load resistor value.

The system has two poles of importance. One is due to the compensation capacitor (C3) and the output resistor of the error amplifier, and the other is due to the output capacitor and the load resistor. These poles are located at: Where GEA is the error amplifier transconductance.

The system has one zero of importance, due to the compensation capacitor (C3) and the compensation resistor (R3). This zero is located at:

$$f_{P1} = \frac{G_{EA}}{2\pi \times C3 \times A_{VEA}}$$

$$f_{P2} = \frac{1}{2\pi \times C2 \times R_{LOAD}}$$

The system may have another zero of importance, if the output capacitor has a large capacitance and/or a high ESR value. The zero, due to the ESR and ca-pacitance of the output capacitor, is located at:

$$f_{Z1} = \frac{1}{2\pi \times C3 \times R3}$$

In this case (as shown in Figure 4), a third pole set by the compensation capacitor (C6) and the compensation resistor (R3) is used to compensate the effect of the ESR zero on the loop gain. This pole is located at:

$$f_{ESR} = \frac{1}{2\pi \times C2 \times R_{ESR}}$$



The goal of compensation design is to shape the converter transfer function to get a desired loop gain. The system crossover frequency where the feedback loop has the unity gain is important. Lower crossover frequencies result in slower line and load transient responses, while higher crossover frequencies could cause system insta- bility. A good rule of thumb is to set the cross- over frequency below one-tenth of the switching frequency. To optimize the compensation components, the following procedure can be used.

1.Choose the compensation resistor (R3) to set the desired crossover frequency. Determine the R3 value by the following equation:

$$R3 = \frac{2\pi \times C2 \times f_{\text{C}}}{G_{\text{EA}} \times G_{\text{CS}}} \times \frac{V_{\text{OUT}}}{V_{\text{FB}}} < \frac{2\pi \times C2 \times 0.1 \times f_{\text{S}}}{G_{\text{EA}} \times G_{\text{CS}}} \times \frac{V_{\text{OUT}}}{V_{\text{FB}}}$$

Where fC is the desired crossover frequency which is typically below one tenth of the switch- ing frequency.

2. Choose the compensation capacitor (C3) to achieve the desired phase margin. For applications with typical inductor values, setting the compensation zero, fZ1, below one-forth of the crossover frequency provides sufficient phase margin. Determine the C3 value by the following equation:

$$C3 > \frac{4}{2\pi \times R3 \times f_C}$$

Where R3 is the compensation resistor.

3. Determine if the second compensation capacitor (C6) is required. It is required if the ESR zero of the output capacitor is located at less than half of the switching frequency, or the following relationship is valid:

$$\frac{1}{2\pi \times C2 \times R_{\text{ESR}}} < \frac{f_{\text{S}}}{2}$$

If this is the case, then add the second compensation capacitor (C6) to set the pole fP3 at the location of the ESR zero. Determine the C6 value by the equation:

External Bootstrap Diode

It is recommended that an external bootstrap diode be added when the system has a 5V fixed input or the power supply generates a 5V output. This helps im- prove the efficiency ofthe regulator. The bootstrap diode can be a low cost one such as IN4148 or BAT54.




Figure 4 External Bootstrap Diode

This diode is also recommended for high duty

cycle operation (when $\frac{V_{\text{OUT}}}{V_{\text{IN}}}$ >65%)output voltage (VOUT>12V) applications.

Typical Performance Characteristics




Figure 5 YB1692 with AVX 47μF, 6.3V Ceramic Output Capacitor




Figure 6 YB1692 with Panasonic 47μF, 6.3V Solid Polymer Output Capacitor





Figure 7 Application Circuit with VIN = 6V and VO = 5V




Typical Performance Characteristics

V_{IN} = 12V, V_{OUT} = 3.3V T_A=25°C, Test Circuit Figure 1




Normal Operation(Load =0mA)




1µs / div

Normal Operation(Load =2A)





Package Information



NOTICE:

- · The information described herein is subject to change without notice.
- Yobon does not assume any responsibility for use of any circuitry or applications described herein, nor
 does it convey any patent license.