

CONTENT	SHEET
Cover Sheet, Block diagram	1-2
Intel LGA775 CPU - Signals/ Power/ GND	3-5
Intel Eaglelake - FSB, PCIE, DMI, VGA, MSIC	6
Intel Eaglelake - Memory DDR2	7
Intel Eaglelake - Power / GND	8-9
ICH9/10 - PCI, USB, DMI, PCIE	10
ICH9/10 - Host, DMI, SATA, Audio, SPI, RTC, MSIC	11
ICH9/10 - Power, GND	12
DDR2 Chanel-A / Chanel-B	13-14
Clock Gen ICS9LPRS110	15
Super I/O Fintek F71882	16
SATA / e-SATA / FAN Control	17
LAN Realtek RTL8111C(PCIE)	18
Audio Codec RTL888T/888	19
PCIE x16, x1	20
PCIEx8/Pericom switch	21
PCI Slot 1 & 2	22
1394 Controller - JMB381	23
JMB-363 e-SATA X2/ IDE X1	24
Marvell 88SE6111 PCIE to IDE/ SATA(1SATA)	25
USB Connectors	26
System Power/ACPI Controller UPI	27
UP6203 DDR2 / NB-Core Switching Power	28
VRD 11.1 - (5Phases)	29
ATX Power-Con. / F_Panel	30
Manual & Option Parts	31
Power Delivery	32
Reset & PWROK map	33
GPIO Setting & PCI Routing / Revision History	34-36

MS-7512

ATX Version: 0A



CPU: Intel Pentium 4, Pentium D, Core2 Duo, Wolfdale, Pentium and Yorkfield processors in LGA775 Package.

System Chipset:

Intel Eaglelake - G/P (G, P3North Bridge)
Intel ICH9/10 (South Bridge)

On Board Device:

CLOCK Gen -- ICS 9LPRS113
LPC Super I/O -- Fintek F71882F
LAN -- Realtek 8111C (PCIE)
HD Audio Codec -- RTL888/888T
1394 Controller -- JMB381
PCIE to PATA/SATA Bridge -- JMB-363 e-SATA X2/ IDE X1
PCIE to PATA/SATA Bridge -- Marvell 88SE6111 SATA X1

Main Memory:

Dual-channel DDR-II * 4

Expansion Slots:


PCI EXPRESS X16 SLOT *1
PCI EXPRESS X8 SLOT *1
PCI EXPRESS X1 SLOT * 2
PCI SLOT * 2

Alternative


PWM: ISL6336+Dr.Mos

MICRO-STAR INT'L CO.,LTD			
MS-7512			
Size Custom	Document Description COVER SHEET		Rev 0A
Date: Friday, December 14, 2007	Sheet	1	of 36

Block Diagram




Board Stack-up (1080 Prepreg Considerations)





Single End 50ohm Top/Bottom : 4mils
 USB2.0 - 90ohm : 15/4.5/7.5/4.5/15
 SATA - 95ohm : 15/4/8/4/15
 LAN - 100ohm : 15/4/8/4/15
 PCIE - 95ohm : 15/4/8/4/15
 IEEE1394 - 110ohm : 15/4/9/4/15
 IDE : 15/4/8/4/15


CPU SIGNAL BLOCK




PULL HIGHT PULL DOWN



PM_SLP_N/H_TESTHI1
Demo schematic is NC




Thermal TRIP



MICRO-STAR INT'L CO.,LTD


MS-7512

Size Custom	Document Description LGA775 - Signal	Rev 0A
Date: Friday, December 21, 2007		Sheet 3 of 36




*GTLREF VOLTAGE SHOULD BE
 $0.635 \times V_{TT} = 0.735V$ (At $V_{TT}=1.2V$)
 $0.635 \times V_{TT} = 0.7V$ (At $V_{TT}=1.1V$)

UPI VOLTAGE CONSOLE




DEMO BOARD CHANGE
(GTLREF0+3/GTLREF1+2)


UPI VOLTAGE CONSOLE




*PLACE COMPONENTS AS CLOSE AS POSSIBLE TO PROCESSOR SOCKET
*TRACE WIDTH TO CAPS MUST BE NO SMALLER THAN 12MILS




UPI VOLTAGE CONSOLE(3)




VTT_PWRGOOD







CPU DECOUPLING CAPACITORS

Place these caps within socket cavity




MICRO-STAR INT'L CO.,LTD			
MS-7512			
Size	Document Description	Rev	
Custom	LGA775 - GND	0A	
Date: Friday, December 21, 2007		Sheet	5 of 36







NB POWER




GND

70F 7






SB STRAPPING RESISTOR



BOOT SELECT STRAPS

BOOT DEVICE	GNT#0	SPI_CS1#
FWH	1	1
SPI	0	X
PCI	1	0



SIGNAL	H	L	DES.
GNT3	DIS	EN	A16 OVERRIDE
GNT2	N/A	SET BIT	PCIE PORT CONFIG 2 BIT 0 (5-6)





MICRO-STAR INT'L CO.,LTD

MS-7512


Size	Document Description	Rev
Custom	ICH10_PCI, USB, DMI, PCIe1	0A
Date:	Wednesday, December 19, 2007	Sheet 11 of 36

Figure 10 shows three circuit diagrams illustrating the recommended bypass capacitor placement for the V1P5 supply rails. Each diagram shows a supply rail (V_1P5_ICH) connected to a bypass capacitor (C615, C613, C551, C574, C564, C584, C602, C605, C673, C685, C599, C600) and a ground connection. The diagrams are labeled with component values and part numbers, such as L10U_100mA_0805, C615, C613, 0.1u/16V/4, and VCCSATAPLL.



5 OF 6

AC7, H17 & H18, AD8
spec TBD



GND

6 OF 6




MS-7512

Size Custom	Document Description ICH9/10 - Power, GND	Rev 0A
Date: Wednesday, December 19, 2007	Sheet 12 of 36	


DDRII DIMM_A1



UPI VOLTAGE CONSOLE(3+1)




DDRII DIMM_A2





ADDRESS: 001 0xA2

Place close to GMCH




MICRO-STAR INT'L CO.,LTD		
MS-7512		
Size Custom	Document Description	Rev 0A
DDR3 Channel-A / Channel-B		
Date: Thursday, December 27, 2007	Sheet 13	of 36






DDR II DIMM_B1


DDR II DIMM_B2




FAN-COUNTROL CIRCUIT




For the power pin of the switching regulator,
Disable switching regulator: Remove R27, C20, C21,D3




C657 C346 near Pin63 200mil, C346 must be nearly Pin63




CLKREQB: If this function is not implemented, make this pin floating or connect to the ground.




Choke C656 C345 near Pin1 200mil




"FB12": A trace front CHOKE to RTL8111C pin5



Giga-Lan
M58-22F0181-S42



8111C switching regulator disabled




Vout=0.8 * (R1+R2)/R1



MICRO-STAR INT'L CO.,LTD

MS-7512


Size	Document Description	Rev
Custom	LAN Realtek RTL8111C(PCIE)	0A
Date: Thursday, December 27, 2007	Sheet 18 of 36	




PCI_Express X16 Slot





PCI EXPRESS x1-PORT




PCI EXPRESS x1-PORT



PCI_Express X8 Slot
(Share with PCI_E x16 Slots)



Digital Switch SEL pin		SLI function	
SEL (DualX8_Enable)	Output	X8_SW	PCI-E Slot 1/2
Low	B1	Low	X8 / X8
Hi	B2	Hi	X16




MICRO-STAR INT'L CO., LTD

MS-7512

Size Custom	Document Description PCIEx8/Pericom switch	Rev 0A
----------------	--	-----------

Date: Wednesday, December 19, 2007 Sheet 21 of 36

PCI SLOT 1 (PCI VER: 2.2 COMPLY)



IDSEL = AD16


MASTER = PREQ#0

PIRQ#A

11 AD[31..0] << AD[31..0]

11 C_BE#[3..0] << C_BE#[3..0]


PCI SLOT 2 (PCI VER: 2.2 COMPLY)




IDSEL = AD17

MASTER = PREQ#1


PIRQ#B



PCI PULL-UP / DOWN RESISTORS



PCI SLOT DECOUPLING CAPACITORS





MICRO-STAR INT'L CO.,LTD


MS-7512

Size	Document Description	Rev
Custom	PCI Slot 1 & 2	0A
Date: Wednesday, December 19, 2007	Sheet 22 of 36	


1394 CONTROLLER





Rear 1394 port



Front 1394 pin header




A1117 CO-LAY SOT223 (TO_261) PNP BJT





MICRO-STAR INT'L CO.,LTD

MS-7512





Size Custom	Document Description 1394 Controller - JMB381	Rev 0A
Date: Wednesday, December 19, 2007	Sheet 23 of 36	






Hi-Speed PCIE to SATA/PATA Bridge



Rear USB Connector




Front USB Connector



$$7.2A + 0.75A + 3A + ?A = 18A$$

$$(DDR_{III} + V_{SM_VTT} + NB_VCC_CL + NB_V_SM)$$
$$I_{ripple} = 18 \times 0.6 \times 0.8 / 1 = 8.64A$$
$$5.7 \times 2 \times 1 = 11.4A > 8.64A$$
$$5.7 \times 2 \times 1 = 11.4A > 8.64A$$
[illegible]

To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .




de- VCC_DDR high frequency noise.

$$I_{pp1e} = 24.2 - 0.49 - 0.878 / 1 = 10.4A$$

$$5.7 * 2 * 1 = 11.4A > 10.4A$$

VCC5_IN


R230
X 10/4 +12V



For channel DOT3 used.

Figure 10 shows the pin connections for the F75133S-LF. The package has 16 pins. Pins 1, 2, 3, and 4 are connected to ground. Pins 5, 6, 7, and 8 are connected to VDD, SDA, SCL, and VSS respectively. Pins 9, 10, 11, and 12 are connected to PWDN, PME#, FAULT#, and TURBO#. Pins 13, 14, 15, and 16 are connected to SMBDATA, SMBCLK, and two pins labeled R270 and R271, which are connected to the NB I.G. L pins. The DOCD# pin is also shown.

DDR Sensor I2C ADDR=66



Irms(MAX) of VCC1_1=30A
(30A-4.6A-1.2A=24.2A)
(Imax-V_FSB_VTT(CPU)-V_FSB_VTT(NB)-24.2A)

DECOUPLING CAPS

VCC_DDR
EC43 560u/4V/8*9/O
EC26 560u/4V/8*9/O

VTT_DDR
C119 0.1u/16V/4
C116 0.1u/16V/4
C118 0.1u/16V/4
C126 0.1u/16V/4
C95 0.1u/16V/4

VCC5_IN
C256 0.1u/16V/4
C291 0.1u/16V/4


EMI




MS-7512

Size Custom	Document Description NB Core Power & DDR Power	Rev 0A
Date: Thursday, December 27, 2007		Sheet 28 of 36


ISL6336CR VRD11.1 POWER CKT




POWER WATTAGE MONITOR




V1, V2 trace length不可拉太長,
LMV772MAX放在near PWM IC



For Intel Bearlake Design Guide.
VRM must need level shift



For Power team test only



CLOSED PWM PIN24

PWM4

4.3V



MICRO-STAR INT'L CO.,LTD

MS-7512


Size	Document Description
Custom	VRD11.1 - ISL6334 4-Phase

Rev	0A
-----	----


Phase adjustment by loading

TABLE 1. PHASE DROPPING BEHAVIOR



	PSI#	FS	SS
Non-CI or (n-1)-CI Drops to 1-Phase	0	0	0
Non-CI or (n-2)-CI Drops to 2-Phase	0	0	1
2-Phase CI Drops to 1-Phase	0	1	0
2-Phase CI Drops to 2-Phase	0	1	1
Normal	1	x	x




Mounting Holes




Simulation




Optical Fiducial Marks-120




Optical Fiducial Marks-100




ATX POWER CONNECTOR




DEBUG LED




FRONT PANNEL




Cap. for EMI & Power




IR SENCE



TPM



LED (for Fintek 71882)



MICRO-STAR INT'L CO.,LTD

MS-7512

Size	Document Description	R
Custom	ATX PWR-Connector & Front Panel & EMI	

Rev
0A